

# MACH® 1 and 2 Family Data Book

High-Density EE CMOS Programmable Logic 1994

Advanced Micro Devices



# MACH® 1 and 2 Family Data Book

High-Density EE CMOS
Programmable Logic

1994

#### © 1994 Advanced Micro Devices, Inc.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics.

This publication neither states nor implies any warranty of any kind, including but not limited to implied warrants of merchantability or fitness for a particular application. AMD® assumes no responsibility for the use of any circuitry other than the circuitry in an AMD product.

The information in this publication is believed to be accurate in all respects at the time of publication, but is subject to change without notice. AMD assumes no responsibility for any errors or omissions, and disclaims responsibility for any consequences resulting from the use of the information included herein. Additionally, AMD assumes no responsibility for the functioning of undescribed features or parameters.

#### **Trademarks**

AMD, the AMD logo, MACH, PAL and PALASM are registered trademarks of Advanced Micro Devices, Inc.

LabPro and MACHXL are trademarks of Advanced Micro Devices, Inc.

FusionPLD is a service mark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies. Cover plane image courtesy of NASA.

If you have always wanted higher-density EE CMOS PAL® devices, with no penalty in speed or cost per function, this book will help you a lot!

We have taken our high-volume 0.8-micron EE CMOS PAL device process and applied it to our MACH family of 44-, 68-, and 84-pin PLDs aimed at letting you meet your designs' speed and real estate targets. We have used our 0.65-micron EE CMOS process to give you 10-ns performance.

In just a few short years, AMD has become a force in CMOS PLDs building on our number one spot in bipolar. With the new benefits that our breakthrough architecture CMOS family brings you, we are close to attaining the number one spot in CMOS too.

By providing a breadth of architectures and technologies, we hope to make it easier for you to get your new product to market quickly enough to win in this ultra-competitive world.

Chris Henry

Director of Marketing Programmable Logic

#### INTRODUCTION

This book introduces you to the MACH 1 and MACH 2 families of programmable logic from Advanced Micro Devices. These devices provide programmable logic capabilities from around 900 PLD gates to 3600 PLD gates. Included in this book are a general discussion and final data sheets for the MACH 1 and 2 family members.

The general discussion deals with those issues that affect the entire device family, including a brief discussion of design software used in configuring the devices. Because of the common architecture, most of the understanding of the device can come from a look at the family as a whole. Individual devices differ only in number of resources.

The data sheets discuss items that are specific to each device. They contain the basic DC and switching specifications. Other general specifications, such as switching waveforms and endurance, follow the data sheets since they are the same for all devices.

Rounding out this book is the MACH Device Design Planning Guide. This section introduces you to the methodology of designing with MACH devices. It will help you select the right device and will show you how to structure your designs for successful fitting within a MACH device.



## TABLE OF CONTENTS

MACH 1 and 2 Device Families Description	1
Synchronous MACH Devices	5
MACH120-15/20	11
MACH130-15/20	43
MACHLV210-15/20	59 39 09 27
Asynchronous MACH Devices         14           MACH215-12/15/20         15	
General Information         17           Switching Waveforms         17           fMAX Parameters         17           Approximating Actual Application Supply Current         17           Endurance Characteristics         17           Input/Output Equivalent Schematics         17           Power-Up Reset         17           Using Preload and Observability         18           Development Systems         18           Approved Programmers         18           Programmer Socket Adapters         18           Physical Dimensions         18	74 75 78 79 80 81 83 84
MACH Device Design Planning Guide 18	37

# Advanced Micro Devices

## **MACH 1 and 2 Device Families**

**High-Density EE CMOS Programmable Logic** 

#### DISTINCTIVE CHARACTERISTICS

- High-performance, high-density, electrically-erasable CMOS PLD families
- 900 to 3600 PLD gates
- 44 to 84 pins in cost-effective PLCC and CQFP packages
- 32 to 128 macrocells
- 0.8 μm CMOS provides predictable design-independent high speeds
  - Commercial 10/12/15/20-ns tpD, 80/67/50/40-MHz fMAX external
  - Industrial 14/18/24, 53/40/32 f<sub>MAX</sub> external
- Synchronous and asynchronous devices
- PAL blocks connected by switch matrix
  - Provides optimized global connectivity
     Switch matrix integrates blocks into unit
  - Switch matrix integrates blocks into uniform device

#### Configurable macrocells

- Programmable polarity
- Registered or combinatorial
- Internal and I/O feedback
- D-type or T-type flip-flops
- Choice of clocks for each flip-flop
- Input registers for MACH 2 family
- Extensive third-party software and programmer support through FusionPLD<sup>SM</sup> partners
  - Schematic capture and text entry
  - Compilation and JEDEC file generation
  - Design simulation
  - Logic and timing models
  - Standard PLD programmers
- Each MACH product has a factory programming option available for high-volume applications

#### PRODUCT SELECTOR GUIDE

Device	Pins	Macrocells	PLD Gates	Max Inputs	Max Outputs	Max Flip-Flops	Speed (ns)
MACH 1 Family				alle Colpe			
MACH110	44	32	900	38	32	32	12, 15, 20
MACH120	68	48	1200	56	48	48	15, 20
MACH130	84	64	1800	70	64	64	15, 20
MACH 2 Family		n sakah umu	b HEARIN				to till and out
MACH210	44	64	1800	38	32	64	10, 12, 15, 20
MACH220	68	96	2400	56	48	96	12, 15, 20
MACH230	84	128	3600	70	64	128	15, 20
Asynchronous I	MACH Device			aptic stylise	on anothers	stod of the and	w Long later light
MACH215	44	64	1500	38	32	64	12, 15, 20

#### **GENERAL DESCRIPTION**

The MACH (Macro Array CMOS High-density) family provides a new way to implement large logic designs in a programmable logic device. AMD has combined an innovative architecture with advanced electrically-erasable CMOS technology to offer a device with several times the logic capability of the industry's most popular existing PAL device solutions at comparable speed and cost.

Their unique architecture makes these devices ideal for replacing large amounts of TTL, PAL-device, glue, and gate-array logic. They are the first devices to provide

such increased functionality with completely predictable, deterministic speed.

The MACH devices consist of PAL blocks interconnected by a programmable switch matrix (Figure 1). Designs that consist of several interconnected functional modules can be efficiently implemented by placing the modules into PAL blocks. Designs that are not as modular can also be readily implemented since the switch matrix provides a high level of connectivity between PAL blocks. The internal arrangement of resources is managed automatically by the design

software, so that the designer does not have to be concerned with the logic implementation details.

The MACH family consists of the MACH 1 and MACH 2 series of synchronous devices and the MACH215, an asynchronous device. The MACH 1 and 2 series are ideal for synchronous subsystems like memory controllers and peripheral controllers. The MACH215 is appropriate for applications having asynchronous inputs and for collecting random glue logic.

AMD's FusionPLD program allows MACH device designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with

the FusionPLD partners, AMD certifies that the tools provide timely, accurate, quality support. This ensures that a designer does not have to buy a complete new set of tools for each new device, but rather can use the tools with which he or she is already familiar. The MACH devices can be programmed on conventional PAL device programmers with appropriate personality and socket adapter modules.

MACH devices are manufactured using AMD's state-ofthe-art advanced CMOS electrically-erasable process for high performance and logic density. CMOS EE technology provides 100% testability, reducing both prototype development costs and production costs.




Figure 1. MACH 1 and 2 Block Diagram

## **Design Methodology**

Design tools for MACH devices are widely available both from AMD and from third-party software vendors. AMD provides PALASM software as a low-cost baseline tool set and works with tools vendors to ensure broad MACH device support. This allows designers to do MACH device designs using the same tools that they would use to do PAL device designs, whether PALASM software or any of the other popular PAL device design packages.

Design entry is the same as that used for PAL devices. The basic logic processing steps are the same steps that are needed to process and minimize logic for any PAL device. Simulation is available for verifying the correct behavior of the device. Functional (unit-delay) simulation of MACH devices is supported in all approved software packages, and other options for simulating the timing and board-level behavior of the MACH devices are available. The end result is a JEDEC file that can be downloaded to a programmer for device configuration.

MACH device design methodology differs somewhat from that of a PAL device due to the automatic design fitting procedure that the software performs. Designs written by logic designers—whether by schematic capture, state machine equations, or Boolean equations—are partitioned and placed into the PAL blocks of the MACH device. While this procedure is handled automatically by the software, the software can also accept manual direction based upon the user's working knowledge of the design. MACH device connectivity is 100% with the exception of the MACH230. This facilitates automatic place and route.

14051H-1

AMD recommends allowing the software to decide the best fit and pin placement automatically for the first design iteration to provide the best chance of fitting. With this approach, large designs can be implemented incrementally, starting with low device utilization and building up by adding logic until the device is full. This generally means that designs are done without any specific pinout assignments, with the final pinout decided by the software. While it is possible to pre-place

signals, it is not recommended in most cases. If done carefully, pre-placement can help the software fit difficult designs; if not done carefully, it may make it harder for the design to fit. Guidelines on specifying the initial pinout are provided in the MACH Technical Briefs book.

The design is partitioned and placed into the MACH device by the software so as not to affect the performance of the design. With designs that do not fit, it is possible to make some performance tradeoffs to aid in fitting (for example, by optimizing the flip-flop type or passing through the device more than once), but those tradeoffs must be specifically requested, and any additional delays are entirely predictable.

Once an initial design fits, there may be subsequent changes to the design. This is important if board layout has already started based on the original pinout. Design changes make it necessary to refit the design, which may result in a different pinout. Some design changes may make it impossible to refit the design, regardless of the pinout. The stability of the design and the expected extent of any changes should therefore be considered before committing the design to layout. Careful designs that target about 70% utilization will make future changes much easier. Higher utilization will make design changes much more difficult to implement. Hints on designing for change can be found in the MACH Device Design Planning Guide near the end of this book, and in the article Designing for Change with MACH Devices in the Technical Briefs book.

property a point of the control of t

He attended and over the control of the control of

## Synchronous MACH Devices



#### SYNCHRONOUS MACH DEVICES

The MACH 1 and MACH 2 families of synchronous devices each consist of several members. The items that differentiate the members of the family are the number of pins, the number of macrocells, the amount of interconnect, and the number of clocks. The MACH 1 family has output macrocells; the MACH 2 family has output and buried macrocells. In all other respects, the two families are the same.

This provides a convenient way of migrating designs up or down with little difficulty. Because there is a choice of I/O-pin-to-macrocell ratio, the designer can choose a device that suits both internal logic needs and I/O needs.

The devices range in pin count from 44 to 84, and in number of macrocells from 32 to 128. All devices are provided in cost-effective PLCC packages.

#### **Functional Description**

The fundamental architecture of the MACH devices consists of multiple, optimized PAL blocks interconnected by a switch matrix. The switch matrix allows communication between PAL blocks, and routes inputs to the PAL blocks. Together, the PAL blocks and switch matrix allow the logic designer to create large designs in a single device instead of multiple devices.

Most pins are I/O pins that can be used as inputs, outputs, or bidirectional pins. There are some dedicated input pins, but all macrocells have internal feedback, allowing the pin to be used as an input if the macrocell signal is not needed externally.

The key to being able to make effective use of these devices lies in the interconnect schemes. Because of the programmable interconnections, the product-term arrays have been decoupled from the switch matrix, the macrocells, and the I/O pins. This provides the needed flexibility to place and route designs efficiently.

In a MACH device, all signals incur the same delays, regardless of routing. Performance is design-independent, and is known before the design is begun.

#### The PAL Blocks

The PAL blocks can be viewed as independent PAL devices on the chip. This provides for logic functions that need the complete interconnect that a PAL device provides. PAL blocks communicate with each other only through the switch matrix.

Each PAL block consists of a product-term array, a logic allocator, macrocells, and I/O cells. The product-term array generates the basic logic, although the number of

product terms per macrocell is variable. The logic allocator distributes the product terms to the macrocells as required by the design. The macrocell configures the signal, and the I/O cell delivers the final signal to the output pin.

Each PAL block additionally contains an asynchronous reset product term and an asynchronous preset product term. This allows the flip-flops within a single PAL block to be initialized as a bank. There are also several three-state product terms that provide three-state control to the I/O cells.

#### The Switch Matrix

The switch matrix takes all dedicated inputs and signals from the input switch matrices and routes them as needed to the PAL blocks. Feedback signals that only return to the same PAL block still must go through the switch matrix. This mechanism ensures that PAL blocks in MACH devices communicate with each other with consistent, predictable delays.

The switch matrix makes a MACH device more than just several PAL devices on a single chip. It allow the designer to think of the device not as a collection of blocks, but as a single programmable device; the software partitions the design into PAL blocks through the central switch matrix so that the designer does not have to be concerned with the internal architecture of the device.

#### The Product-Term Array

The product-term array consists of a number of product terms that form the basis of the logic being implemented. The inputs to the AND gates come from the switch matrix (Table 1), and are provided in both true and complement forms for efficient logic implementation.

Table 1. PAL Block Inputs

Device	Number of Inputs to PAL Block
MACH110	22
MACH120	26
MACH130	26
MACH210	22
MACH220	26
MACH230	26

Because the number of product terms available for a given function is not fixed, the full sum of products is not

realized in the array. The product terms drive the logic allocator, which allocates the appropriate number of product terms to generate the function.

#### The Logic Allocator

The logic allocator (Figure 2) is a block within which different product terms are allocated to the appropriate macrocells in groups of four product terms called "product term clusters". The availability and distribution of product term clusters is automatically considered by the software as it places and routes functions within the PAL block. The size of the product term clusters has been designed to provide high utilization of product terms. Complex functions using many product terms are possible. Yet when few product terms are used, there will be a minimal number of unused—or wasted—product terms left over.

The product term clusters do not "wrap" around the logic block. This means that the macrocells at the ends of the block have fewer product terms available. Refer to the individual product data sheets for details.


#### The Macrocell

There are two fundamental types of macrocell: the output macrocell and the buried macrocell. The buried macrocell is only found in MACH 2 devices. The use of buried macrocells effectively doubles the number of macrocells available without increasing the pin count.

Both macrocell types can generate registered or combinatorial outputs. For the MACH 2 series, a transparent-low latched configuration is provided. If used, the register can be configured as a T-type or a D-type flip-flop. Register and latch functionality is defined in Table 2. Programmable polarity (for output macrocells) and the T-type flip-flop both give the software a way to minimize the number of product terms needed. These choices can be made automatically by the software when it fits the design into the device.


Table 2. Register/Latch Operation

Configuration	D/T	CLK/LE	Q+
D-Register	X	0, 1, ↓	Q
DOTTON TO SUCKE A SE	0	1	0
1-11-1	1	1	1
T-Register	X	0,1, ↓	Q
8304	0	<b>1</b>	Q
brionovitanye to e	1	1	Q
Latch	X	1	Q
cells, the entitled	0	0	0
n riginise sin i lasco. A Chill II Idensia se a	1	0	1




14051H-2

Figure 2. Product Term Clusters and the Logic Allocator



\* Latch option available on MACH 2 devices only.

Figure 3. Output Macrocell



g. Latch, Active High (MACH 2 only)

h. Latch, Active Low (MACH 2 only)

14051H-4

**Figure 4. Output Macrocell Configurations** 

The output macrocell (Figure 3) sends its output back to the switch matrix, via internal feedback, and to the I/O cell. The feedback is always available regardless of the configuration of the I/O cell. This allows for buried combinatorial or registered functions, freeing up the I/O pins for use as inputs if not needed as outputs. The basic output macrocell configurations are shown in Figure 4.

The buried macrocell (Figure 5) does not send its output to an I/O cell. The output of a buried macrocell is provided only as an internal feedback signal which feeds the switch matrix. This allows the designer to generate additional logic without requiring additional pins.

In addition to the capabilities of the output macrocell, the buried macrocell allows the use of registered or latched inputs. The input register is a D-type flip-flop; the input latch is a transparent-low D-type latch. Once configured as a registered or latched input, the buried macrocell cannot generate logic from the product-term array. The basic buried macrocell configurations are shown in Figure 6.

The flip-flops in either macrocell type can be clocked by one of several clock pins (Table 3). Registers are clocked on the rising edge of the clock input. Latches hold their data when the gate input is HIGH. Clock pins are also available as inputs, although care must be taken when a signal acts as both clock and input to the same device.

Table 3. Macrocell Clocks

Device	Number of Clocks Available
MACH110	2
MACH120	4
MACH130	4
MACH210	2
MACH220	4
MACH230	4

All flip-flops have asynchronous reset and preset. This is controlled by the common product terms that control all flip-flops within a PAL block. For a single PAL block, all flip-flops, whether in an output or a buried macrocell, are initialized together. The initialization functionality of the flip-flops is illustrated in Table 4.

Table 4. Asynchronous Reset/Preset Operation

Configuration	AR	AP	CLK/LE	Q+
Register	0	0	X	See Table 2
	0 1		Х	1
	1	0	X	0
LOW STORY	1	1	X	0
Latch	0	0	X	See Table 2
	0	1	0	Illegal
	0	1	1	1
	1	0	0	Illegal
	1	0	1	0
phosphare in the contract of t	1	1	0	Illegal
1020	1	1	1	0

#### The I/O Cell

The I/O cell (Figure 7) provides a three-state output buffer. The three-state buffer can be left permanently enabled, for use only as an output; permanently disabled, for use as an input; or it can be controlled by one of two product terms, for bidirectional signals and bus connections. The two product terms provided are common to a bank of I/O cells.




Figure 5. Buried Macrocell (MACH 2 only)





Figure 6. Buried Macrocell Configurations (MACH 2 only)



#### **Register Preload**

All registers on the MACH devices can be preloaded from the I/O pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

#### Observability

In addition to the control offered by preload, testing requires observability of the internal state of the device following a sequence of vectors. The MACH devices offer an observability feature that allows the user to send hidden buried register values to observable output pins.

For macrocells that are configured as combinatorial, the observability function suppresses the selection of the combinatorial output by forcing the macrocell output multiplexer into registered output mode. The observability function allows observation of the associated registers by overriding the output enable control and enabling the output buffer.

#### Power-up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. The actual values of the outputs of the MACH devices will depend on the configuration of the macrocell. The Vcc rise must be monotonic and the reset delay time is 10  $\mu s$  maximum.

#### Security Bit

A security bit is provided on the MACH devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from

competitors. Programming and verification are also defeated by the security bit, but test vectors containing preload can be used independently of the security bit. The bit can only be erased in conjunction with the array during an erase cycle.

#### **Programming and Erasing**

The MACH devices can be programmed on standard logic programmers. They may also be erased to reprogram a previously configured device with a new program. Erasure is automatically performed by the programming hardware. No special erase operation is required.

#### **Quality and Testability**

The MACH devices offer a very high level of built-in quality. The fact that the device is erasable allows direct verification of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

#### Technology

The MACH devices are fabricated with AMD's advanced electrically-erasable floating-gate  $0.8\mbox{-}\mu m$  and  $0.65\mbox{-}\mu m$  CMOS technology. This provides the devices with performance and power consumption that are unmatched in the industry. The floating gate cells rely on Fowler-Nordheim tunneling to charge the gate, and have long proven their endurance and reliability. 20-year data retention is provided over operating conditions when devices are programmed on approved programmers.

The substrate of these devices is grounded, providing for a more efficient circuit. In addition, this provides substrate clamp diodes at all inputs, making them more immune to noisy input signals.

# Advanced Micro Devices

## MACH110-12/15/20

## **High-Density EE CMOS Programmable Logic**

#### **DISTINCTIVE CHARACTERISTICS**

- 44 Pins
- **■** 32 Macrocells
- 12 ns tpp Commercial 14 ns tpp Industrial
- 66.7 MHz f<sub>MAX</sub> external Commercial 53.5 MHz f<sub>MAX</sub> external Industrial

- **■** 38 Inputs
- **32 Outputs**
- 32 Flip-flops; 2 clock choices
- 2 "PAL22V16" Blocks
- Pin-compatible with MACH210, MACH215


#### **GENERAL DESCRIPTION**

The MACH110 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately three times the logic macrocell capability of the popular PAL22V10 with no loss of speed.


The MACH110 consists of two PAL blocks interconnected by a programmable switch matrix. The two PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH110 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

#### **BLOCK DIAGRAM**



PLCC



14127H-2

Note: Pin-compatible with MACH210, MACH215.

#### **PIN DESIGNATIONS**

CLK/I = Clock or Input

GND = Ground

I = Input


I/O = Input/Output

Vcc = Supply Voltage

#### ORDERING INFORMATION

#### **Commercial Products**

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



	Valid Combina	ations
Г	MACH110-12	
ı	MACH110-15	JC
l	MACH110-20	


#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION

#### **Industrial Products**

AMD programmable logic products for Industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combi	nations
MACH110-14	art and
MACH110-18	JI
MACH110-24	ton Tueste

#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **FUNCTIONAL DESCRIPTION**

The MACH110 consists of two PAL blocks connected by a switch matrix. There are 32 I/O pins and 6 dedicated input pins feeding the switch matrix. These signals are distributed to the two PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

#### The PAL Blocks

Each PAL block in the MACH110 (Figure 8) contains a 64-product-term logic array, a logic allocator, 16 macrocells and 16 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 16 I/O cells are divided into 2 banks of 8 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

#### The Switch Matrix

The MACH110 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 16 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

#### The Product-Term Array

The MACH110 product-term array consists of 64 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset. Two of the output enable product terms are used for the first eight I/O cells; the other two control the last eight macrocells.

#### The Logic Allocator

The logic allocator in the MACH110 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 5 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 8 for cluster and macrocell numbers.

**Table 5. Logic Allocation** 

Output Macrocell	Available Clusters
Mo	Co, C <sub>1</sub>
M <sub>1</sub>	C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub>
M <sub>2</sub>	C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub>
M <sub>3</sub>	C2, C3, C4
M <sub>4</sub>	C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub>
M <sub>5</sub>	C4, C5, C6
M <sub>6</sub>	C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub>
M <sub>7</sub>	C <sub>6</sub> , C <sub>7</sub>
M <sub>8</sub>	C <sub>8</sub> , C <sub>9</sub>
M <sub>9</sub>	C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub>
M <sub>10</sub>	C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub>
M <sub>11</sub>	C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub>
M <sub>12</sub>	C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub>
M <sub>13</sub>	C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub>
M <sub>14</sub>	C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub>
M <sub>15</sub>	C <sub>14</sub> , C <sub>15</sub>

#### The Macrocell

The MACH110 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.


The flip-flops can individually select one of two clock pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

#### The I/O Cell

The I/O cell in the MACH110 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to eight I/O cells. Within each PAL block, two product terms are available for selection by the first eight three-state outputs; two other product terms are available for selection by the last eight three-state outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.





14127H-3

Figure 8. MACH110 PAL Block



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature —65°C to +150°C

Ambient Temperature
With Power Applied —55°C to +125°C

Supply Voltage with
Respect to Ground —0.5 V to +7.0 V

DC Input Voltage —0.5 V to Vcc + 0.5 V

DC Output or I/O
Pin Voltage —0.5 V to Vcc + 0.5 V

Static Discharge Voltage —2001 V

Latchup Current
(TA = 0°C to 75°C) —200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

#### Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>)
Operating in Free Air . . . . . 0°C to +75°C
Supply Voltage (Vcc)
with Respect to Ground . . . . +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Voн	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			V
Vol	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
lін	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
lıL	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)	CH-M-		-10	μΑ
Іохн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)	44		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-10	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Typical)	Vcc = 5 V, T <sub>A</sub> =25°C, f = 25 MHz (Note 4)		95		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
   VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter program. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter				Van.	-1	2	-1	5	-20		200
Symbol	Parameter D	escription			Min	Max	Min	Max	Min	Max	Uni
tpp	Input, I/O, or Feedback to Combinatorial Output (Note 3)					12		15	416	20	ns
ts	Setup Time from Input, I/O, or Feedback D-type		7		10		13		ns		
ıs	to Clock T-type				8	174 183	11		14		ns
tн	Hold Time					qd:	0	2014	0	sed the	ns
tco	Clock to Output (Note 3)				54 16	8	10 5 90	10	- PER 199	12	ns
twL	Clock Width LOW				6		6		8		ns
twн	Heller on			HIGH	6	Figvi	6	ran	8	MAH	ns
direks, mint	Maximum Frequency (Note 1)			D-type	66.7		50		40	10128	MH
		External Feedback	1/(ts + tco)	T-type	62.5	node	47.6	6 D. Tal	38.5	Jody	MH
f <sub>MAX</sub>		Internal Feedback (fcnt)  D-type T-type		76.9	T- FE	66.6	415 145	47.6	110	MH	
				T-type	71.4		55.5		43.5	-	MH
		No Feedback	1/(twL + twH)	Standy I	83.3		83.3	FIRE	62.5		MH
tar	Asynchronou	s Reset to Registere	d Output	Status I		16		20	and I	25	ns
tarw	Asynchronou	s Reset Width (Note	1)	ALCOY .	12		15		20		ns
tarr	Asynchronou	s Reset Recovery Ti	me (Note 1)	Table 1	8		10	TYPE !	15		ns
tap	Asynchronou	s Preset to Registere	ed Output	Cast 1		16		20		25	ns
tapw	Asynchronou	Asynchronous Preset Width (Note 1)		12		15	NO TH	20		ns	
tapr	Asynchronou	Asynchronous Preset Recovery Time (Note 1)		8	garden	10	Field	15	110	ns	
tea	Input, I/O, or	Feedback to Output	Enable (Note 3)	Market L		12	A LANGE	15	22.1	20	ns
ten	Input, I/O, or	Feedback to Output	Disable (Note 3		10 7003	12	P. Salah	15	MAIN	20	ns

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

<sup>2.</sup> See Switching Test Circuit, for test conditions.

<sup>3.</sup> Parameters measured with 16 outputs switching.



#### **ABSOLUTE MAXIMUM RATINGS**

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### INDUSTRIAL OPERATING RANGES

Ambient Temperature (T<sub>A</sub>)
Operating in Free Air ..... -40°C to +85°C
Supply Voltage (V<sub>CC</sub>)
with Respect to Ground .... +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol			Min	Тур	Max	Unit	
Voн	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>				V	
VoL	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	٧	
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)				٧	
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	٧	
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ	
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μΑ	
Гохн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μА	
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-10	μА	
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-160	mΑ	
Icc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		95	10	mA	

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
   VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C	6	pF
Cout	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF


## **SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)**

Parameter			-1	14	-18		-24				
Symbol	Parameter D	escription			Min	Max	Min	Max	Min	Max	Uni
t <sub>PD</sub>	Input, I/O, or Output (Note	Feedback to Combina 3)	atorial	8 1	His	14.5		18		24	ns
ts		from Input, I/O, or Feedback D-type		8.5		12		16		ns	
ıs	to Clock			T-type	10		13.5		17		ns
tH	Hold Time				0		0		0		ns
tco	Clock to Outp	out (Note 3)			200	10		12		14.5	ns
t <sub>WL</sub>	Clock Width			LOW	7.5		7.5		10		ns
twH	( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )			HIGH	7.5		7.5		10		ns
	Maximum Frequency (Note 1)	External Feedback 1/(ts + tco)	alughud te	D-type	53.5	med	40		32		n n n n Mi
			T-type	50		38		30		MH	
f <sub>MAX</sub>			D-type	61.5		53	1000	38		MH	
		Internal Feedback (f <sub>CNT</sub> )		T-type	57		44		34.5		MH
		No Feedback	1/(t <sub>WL</sub> + t <sub>WH</sub> )	San	66.5		66.5		50		MH
tar	Asynchronou	s Reset to Registered	Output	- marine		19.5		24		30	ns
tarw	Asynchronou	s Reset Width (Note	1)		14.5		18		24		n
tarr	Asynchronou	s Reset Recovery Tin	ne (Note 1)		10		12		18		n
t <sub>AP</sub>	Asynchronou	s Preset to Registere	d Output		10	19.5		24		30	ns
tapw	Asynchronou	s Preset Width (Note	1)		14.5		18		24		ns
tapr	Asynchronou	ynchronous Preset Recovery Time (Note 1)		10		12		18		ns	
tea	Input, I/O, or	Feedback to Output B	Enable (Note 3)			14.5		18		24	n
ten	Input, I/O, or	Feedback to Output [	Disable (Note 3		7.5	14.5		18		24	ns

- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 2. See Switching Test Circuit, for test conditions.
- 3. Parameters measured with 16 outputs switching.

#### TYPICAL SWITCHING CHARACTERISTICS

Vcc = 5.0 V, T<sub>A</sub> = 25°C. These parameters are not tested.




14127H-10

#### **Derating for Number of Outputs Switching**

#### Note:

Applies to tPD, tco. Calculate as:  $t_{derated} = t_{16} O/P + \Delta t_{os}$ 

Data sheet numbers (t16 O/P) are specified at 16 outputs switching



14127H-11

#### **Capacitive Load Derating**


#### Note:

Applies to all AC specifications and rise and fall times. Calculate as:  $t_{derated} = t_{35\ pF} + \Delta t_{DL}$ 


Data sheet numbers (t35 pF) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.


# TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS Vcc = 5.0 V, TA = 25°C



14127H-7




14127H-8



14127H-9

Input

## TYPICAL Icc CHARACTERISTICS Vcc = 5 V, T<sub>A</sub> = 25°C



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual I<sub>CC</sub> values vary with the selected pattern. An actual I<sub>CC</sub> value can be calculated using the "Typical Dynamic I<sub>CC</sub> Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.

#### TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур	Unit
Icco	Base static I <sub>CC</sub>	85	mA
i <sub>i</sub>	Incremental input current	15	μΑ/MHz
İB	Incremental current per PAL block	13	μΑ/MHz
lo	Incremental output current	90	μΑ/MHz
lv	Voltage dependence	40	%/V
İτ	Temperature dependence	-0.17	%/°C

#### TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design quidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Unit
Delay Minimums (Note 1)		
Combinatorial propagation delay minimum	3	ns
Clock-to-output delay minimum	2	ns
Edge Rates (Note 2)		
Rise rate	1	V/ns
Fall rate	1	V/ns
Skew (Note 3)		
Clock-to-output skew, same clock polarity and same output polarity	1	ns
Clock-to-output skew, same clock polarity only	2	ns
Clock-to-output skew, same output polarity only	2	ns
Clock-to-output skew, different clock polarity and different output polarity	2	ns
Internal Delay Savings (Note 4)		
Propagation delay savings	2	ns
Clock-to-output delay savings	3	ns
Ground Bounce (Note 5)	No. 2 Published	
Ground bounce noise level on low output	0.5	V

- 1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
- 2. Rise and fall rates are for unloaded outputs.
- 3. Skew values assume equal output loading.
- 4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- 5. The ground bounce noise level should be added to the static V<sub>OL</sub> under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.



#### TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter		Ty	LUG GO		
Symbol	Parameter Description	PLCC	CQFP	Unit	
θјс	Thermal impedance, junction to case	14	13	°C/W	
θја	Thermal impedance, junction to ambient	39	44	°C/W	
θјта	Thermal impedance, junction to	200 lfpm air	33	38	°C/W
	ambient with air flow	400 lfpm air	30	35	°C/W
		600 Ifpm air	27	33	°C/W
	the sales are serviced as the sales of the s	800 Ifpm air	25	31	°C/W

#### Plastic θjc Considerations

The data listed for plastic  $\theta$  c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta$  jc measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta$  jc tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

# Advanced Micro

Devices

# MACH120-15/20

## **High-Density EE CMOS Programmable Logic**

#### DISTINCTIVE CHARACTERISTICS

- **■** 68 Pins
- **48 Macrocells**
- 15 ns t<sub>PD</sub> Commercial 18 ns t<sub>PD</sub> Industrial
- 50 MHz f<sub>MAX</sub> external Commercial
   40 MHz f<sub>MAX</sub> external Industrial

- 56 Inputs
- 48 Outputs
- 48 Flip-flops; 4 clock choices
- 4 PAL blocks
- Pin-compatible with MACH220


#### **GENERAL DESCRIPTION**

The MACH120 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately five times the logic macrocell capability of the popular PAL22V10 with no loss of speed.


The MACH120 consists of four PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH120 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

#### **BLOCK DIAGRAM**



### **CONNECTION DIAGRAMS Top View**



Pin-compatible with MACH220.

14129H-2

#### **PIN DESIGNATIONS**

CLK/I = Clock or Input

GND = Ground


= Input

I/O = Input/Output

Vcc = Supply Voltage

## ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:




Valid Combina	tions
MACH120-15 MACH120-20	JC

#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combin	ations
MACH120-18 MACH120-24	JI

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **FUNCTIONAL DESCRIPTION**

The MACH120 consists of four PAL blocks connected by a switch matrix. There are 48 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

#### The PAL Blocks

Each PAL block in the MACH120 (Figure 9) contains a 48-product-term logic array, a logic allocator, 12 macrocells and 12 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V12".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 12 I/O cells are divided into 2 banks of 6 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

#### The Switch Matrix

The MACH120 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 12 internal feedback signals and 12 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

#### The Product-Term Array

The MACH120 product-term array consists of 48 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset. Two of the output enable product terms are used for the first six I/O cells; the other two control the last six macrocells.

#### The Logic Allocator

The logic allocator in the MACH120 takes the 48 logic product terms and allocates them to the 12 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 6 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 9 for cluster and macrocell numbers.

**Table 6. Logic Allocation** 

Output Macrocell	Available Clusters
Mo	Co, C1
M <sub>1</sub>	C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub>
M <sub>2</sub>	C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub>
Мз	C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub>
M <sub>4</sub>	C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub>
M <sub>5</sub>	C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub>
M <sub>6</sub>	C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub>
M <sub>7</sub>	C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub>
M <sub>8</sub>	C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub>
M <sub>9</sub>	C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub>
M <sub>10</sub>	C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub>
M <sub>11</sub>	C <sub>10</sub> , C <sub>11</sub>

#### The Macrocell

The MACH120 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four global clock pins, which are also available as logic inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

#### The I/O Cell

The I/O cell in the MACH120 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to six I/O cells. Within each PAL block, two product terms are available for selection by the first six three-state outputs; two other product terms are available for selection by the last six three-state outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.




Figure 9. MACH120 PAL Block



#### ABSOLUTE MAXIMUM BATINGS

ADSCEDIE MAXIMOMITATINGS
Storage Temperature65°C to +150°C
Ambient Temperature With Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current
(T <sub>A</sub> = 0°C to 75°C)

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

#### Commercial (C) Devices

Ambient Temperature (T. Operating in Free Air		 		0°C to +75°	°C
Supply Voltage (Vcc) with Respect to Ground		 +	4.7	5 V to +5.25	\

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧	
lін	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)	11/21/1-		10	μΑ
- IIL	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)		11	-10	μΑ
Іохн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max Vin = Vih or Vil (Note 2)			10	μΑ
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-10	μΑ
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-130	mA
Icc	Supply Current (Typical)	Vcc = 5 V, T <sub>A</sub> =25°C, f = 25 MHz (Note 4)		85		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

## **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

### **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter				Wages	-15	0	-20	0	policy :
Symbol	ymbol Parameter Description			V roos	Min	Max	Min	Max	Unit
t <sub>PD</sub>		Input, I/O, or Feedback to Combinatorial Output (Note 3)			15		20	ns	
	Setup Time from Input, I/O, or Feedback		D-type	10	THE T	13		ns	
ts	to Clock			T-type	11		14		ns
tн	Hold Time			phonish.	0	O hear	0		ns
tco	Clock to Outp	out (Note 3)		Section in		10		12	ns
twL	01 1 145 11			LOW	6		8		ns
twн	Clock Width	o a cetau encon			6	man E	8		ns
fmax	External Feedback	ck 1/(to + too)	1//to 1 too) D-type	50		40		MH	
	Maximum		17(13 1 100)	T-type	47.6	- BigBoard	38.5		MH:
	Frequency	Mangali Anga	D-type	66.6	egittle?/	47.6		MH	
	(Note 1)	Internal Feedback (fcnt)		T-type	55.5		43.5		MH
4 1 40		No Feedback	1/(twL + twH)	27 - 10	83.3	Part V	62.5		МН
tar	Asynchronou	s Reset to Registere	Reset to Registered Output			20	Fire No. 2	25	ns
tarw	Asynchronou	s Reset Width (Note	1)	many (	15		20		ns
tarr	Asynchronou	s Reset Recovery T	ime (Note 1)	SASSED -	10	D BORNS	15	bal III	ns
tap	Asynchronou	s Preset to Register	ed Output			20		25	ns
tapw	Asynchronou	s Preset Width (Note	e 1)		15		20		ns
tapr	Asynchronou	s Preset Recovery Time (Note 1)			10	3 7 4	15		ns
tea	Input, I/O, or	Feedback to Output	Enable (Note 3)	N V MV		15	di-trein	20	ns
ten	Input, I/O. or	Feedback to Output	Disable (Note 3)	- 100 V	-	15	Blate OD	20	ns

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

<sup>2.</sup> See Switching Test Circuit, for test conditions.

<sup>3.</sup> Parameters measured with 24 outputs switching.



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature	65°C to +150°C
Ambient Temperature With Power Applied	–55°C to +125°C
Supply Voltage with Respect to Ground	0.5 V to +7.0 V
DC Input Voltage	$-0.5$ V to Vcc + 0.5 V
DC Output or I/O	
Pin Voltage	$-0.5~V$ to $V_{\text{CC}}$ + 0.5 $V$
Static Discharge Voltage .	2001 V
Latchup Current (T <sub>A</sub> = -40°C to +85°C)	200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### INDUSTRIAL OPERATING RANGES

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air	-40°C to +85°C
Supply Voltage (Vcc) with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4	. H. H	1.5	٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	V
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		1- 1	·V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		1	0.8	V
IIH	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
l <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)		11901	-10	μΑ
Гохн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μА
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-10	μА
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		85	1 500	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of  $I_{\rm IL}$  and  $I_{\rm OZL}$  (or  $I_{\rm IH}$  and  $I_{\rm OZH}$ ).
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

### **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

### **SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)**


Parameter					-1	8	-24		
Symbol	Parameter D	escription			Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or Output (Note	ut, I/O, or Feedback to Combinatorial tput (Note 3)		3.0-	18		24	ns	
	Setup Time fr	om Input, I/O, or Feed	back	D-type	12		16		ns
ts	to Clock T-type		T-type	13.5		17		ns	
tн	Hold Time	Hold Time		0		0		ns	
tco	Clock to Outp	out (Note 3)			408-	12		14.5	ns
twL	Claste Middle	Width		LOW	7.5		10		ns
twH	Clock vylatn			HIGH	7.5		10		ns
	Maximum Frequency (Note 1)  External Feedback Internal Feedback	1/(ts + tco)	D-type	40		32		MH	
				T-type	38		30		MH:
f <sub>MAX</sub>		Internal Feedback (f <sub>CNT</sub> )	D-type	53		38		MH	
		mornary obabasic (IGMT)		T-type	44		34.5	7.00 E 10. T	MH:
		No Feedback	1/(t <sub>WL</sub> + t <sub>WH</sub> )		66.5		50	A SEP ME	MH
t <sub>AR</sub>	Asynchronou	s Reset to Registered	Output			24	- Brotein	30	ns
tarw	Asynchronou	s Reset Width (Note 1	)		18		24		ns
tarr	Asynchronou	s Reset Recovery Tim	e (Note 1)		12		18		ns
t <sub>AP</sub>	Asynchronou	s Preset to Registered	Output		4-5-1	24		30	ns
tapw	Asynchronous Preset Width (Note 1)		18		24		ns		
tapr	Asynchronous Preset Recovery Time (Note 1)		12		18		ns		
tea	Input, I/O, or	Feedback to Output E	nable (Note 3)		++	18		24	ns
ten	Input, I/O, or	Feedback to Output D	isable (Note 3)			18		24	ns

- 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 2. See Switching Test Circuit, for test conditions.
- 3. Parameters measured with 24 outputs switching.



### TYPICAL SWITCHING CHARACTERISTICS

Vcc = 5.0 V, TA = 25°C. These parameters are not tested.




**Derating for Number of Outputs Switching** 

14129H-4

#### Note:

Applies to tPD, tco. Calculate as:  $t_{derated} = t_{24} O/P + \Delta t_{os}$ 

Data sheet numbers (t16 O/P) are specified at 24 outputs switching



**Capacitive Load Derating** 

14129H-5

#### Note:

Applies to all AC specifications and rise and fall times. Calculate as:


 $tderated = t35 pF + \Delta tDL$ 

Data sheet numbers (t35 pF) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.


## TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS

Vcc = 5.0 V, TA = 25°C




**Output, LOW** 

14129H-6



Output, HIGH

14129H-7




14129H-8

Input



## TYPICAL Icc CHARACTERISTICS Vcc = 5 V, T<sub>A</sub> = 25°C



The selected "typical" pattern is a 12-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual Icc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.

#### TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур	Unit
Icco	Base static Icc	80	mA
iı	Incremental input current	21	μA/MHz
İB	Incremental current per PAL block	19	μΑ/MHz
io	Incremental output current	93	μA/MHz
iv	Voltage dependence	41	%/V
İT	Temperature dependence	-0.18	%/°C

#### **TYPICAL DATA DESIGN GUIDELINES**

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Unit
Delay Minimums (Note 1)		
Combinatorial propagation delay minimum	3	ns
Clock-to-output delay minimum	2	ns
Edge Rates (Note 2)		
Rise rate	1	V/ns
Fall rate	1	V/ns
Skew (Note 3)		
Clock-to-output skew, same clock polarity and same output polarity	1	ns
Clock-to-output skew, same clock polarity only	2	ns
Clock-to-output skew, same output polarity only	2	ns
Clock-to-output skew, different clock polarity and different output polarity	2	ns
Internal Delay Savings (Note 4)		
Propagation delay savings	2	ns
Clock-to-output delay savings	3	ns
Ground Bounce (Note 5)		
Ground bounce noise level on low output	0.5	V

- Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
- 2. Rise and fall rates are for unloaded outputs.
- 3. Skew values assume equal output loading.
- 4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- 5. The ground bounce noise level should be added to the static V<sub>OL</sub> under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.



#### TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур	nd Yasa
Symbol	Parameter Description	ON CONTRACTOR OF THE PARTY OF T	PLCC	Unit
θјс	Thermal impedance, junction to case		13	°C/W
θја	Thermal impedance, junction to ambient		37	°C/W
θjma	ambient with air flow	200 lfpm air	33	°C/W
		400 Ifpm air	30	°C/W
		600 lfpm air	28	°C/W
		800 lfpm air	25	°C/W

#### Plastic θjc Considerations

The data listed for plastic  $\theta$  ic are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta$  ic measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta$  ic tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

## Advanced Micro Devices

## MACH130-15/20

## **High-Density EE CMOS Programmable Logic**

#### DISTINCTIVE CHARACTERISTICS

- 84 Pins
- 64 Macrocells
- 15 ns t<sub>PD</sub> Commercial
   18 ns t<sub>PD</sub> Industrial
- 50 MHz f<sub>MAX</sub> external Commercial 40 MHz f<sub>MAX</sub> external Industrial

- 70 Inputs
- **64 Outputs**
- 64 Flip-flops; 4 clock choices
- 4 "PAL26V16" Blocks with buried Macrocells
- Pin-compatible with MACH230, MACH435


#### **GENERAL DESCRIPTION**

The MACH130 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 with no loss of speed.

The MACH130 consists of four PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.


The MACH130 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

### **BLOCK DIAGRAM**



14131G-1

#### PLCC



Note: Pin-compatible with MACH230, MACH435.

14131G-3

#### **PIN DESIGNATIONS**

CLK/I = Clock or Input

GND = Ground


I = Input

I/O = Input/Output

Vcc = Supply Voltage

## ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:




Valid Combinat	tions
MACH130-15	
MACH130-20	JC

#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinat	ions
MACH130-18	
IACH130-24	JI

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **FUNCTIONAL DESCRIPTION**

The MACH130 consists of four PAL blocks connected by a switch matrix. There are 64 I/O pins and 2 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

#### The PAL Blocks

Each PAL block in the MACH130 (figure 10) contains a 64-product-term logic array, a logic allocator, 16 macrocells and 16 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 16 I/O cells are divided into 2 banks of 8 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

#### The Switch Matrix

The MACH130 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 16 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

### The Product-Term Array

The MACH130 product-term array consists of 64 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset. Two of the output enable product terms are used for the first eight I/O cells; the other two control the last eight macrocells.

#### The Logic Allocator

The logic allocator in the MACH130 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 7 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 10 for cluster and macrocell numbers.

**Table 7. Logic Allocation** 

Output Macrocell	Available Clusters
Mo	Co, C <sub>1</sub>
M <sub>1</sub>	Co, C1, C2
M <sub>2</sub>	C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub>
M <sub>3</sub>	C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub>
M <sub>4</sub>	C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub>
M <sub>5</sub>	C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub>
M <sub>6</sub>	C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub>
M <sub>7</sub>	C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub>
Ma	C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub>
M <sub>9</sub>	C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub>
M <sub>10</sub>	C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub>
M <sub>11</sub>	C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub>
M <sub>12</sub>	C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub>
M <sub>13</sub>	C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub>
M <sub>14</sub>	C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub>
M <sub>15</sub>	C <sub>14</sub> , C <sub>15</sub>

#### The Macrocell

The MACH130 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four global clock pins, which are also available as logic inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

#### The I/O Cell

The I/O cell in the MACH130 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to eight I/O cells. Within each PAL block, two product terms are available for selection by the first eight three-state outputs; two other product terms are available for selection by the last eight three-state outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.




Figure 10. MACH130 PAL Block



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65°C to +150°C
Ambient Temperature With Power Applied55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current
(T <sub>A</sub> = 0°C to 75°C)

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>)
Operating in Free Air . . . . . 0°C to +75°C
Supply Voltage (Vcc)
with Respect to Ground . . . . +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			V
VoL	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	V
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
lін	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)		M.	10	μΑ
liL	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)		2 11.4	-10	μΑ
Іохн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-10	μΑ
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Typical)	Vcc = 5V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		190		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
   VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

### **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	Test Conditions		Unit
Cin	Input Capacitance	itance V <sub>IN</sub> = 2.0 V V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C		6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

### **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter					-1	5	-2	0	1000
Symbol	Parameter D	escription			Min	Max	Min	Max	Uni
tpp	Input, I/O, or Feedback to Combinatorial Output (Note 3)			15		20	ns		
ts		etup Time from Input, I/O, or Feedback D-type		10		13	12	ns	
ıs	to Clock	to Clock			11	10° 100	14	nda si	ns
tн	Hold Time			Control of the control	0		0	-	ns
tco	Clock to Outp	out (Note 3)	400	of tadio you wa	ALC: NO	10	1 2189	12	ns
twL	Clock Width		LOW HIGH		6		8		ns
twн					6		8	CLAS IN	ns
	Maximum Frequency (Note 1)  External Feedbac Internal Feedbac		D-type	50		40		МН	
		k 1/(ts + tco)	T-type	47.6	ins.	38.5	Toes	МН	
fmax			D-type	66.6		47.6		МН	
		T-type		55.5		43.5		МН	
		No Feedback	1/(twL + twH)		83.3	40.100	62.5		MH
tar	Asynchronou	s Reset to Register	ed Output			20		25	ns
tarw	Asynchronou	s Reset Width (Note	e 1)		15		20		ns
tarr	Asynchronou	s Reset Recovery T	Time (Note 1)		10	MOLP	15		ns
tap	Asynchronou	s Preset to Register	red Output			20	and retire and	25	ns
tapw	Asynchronou	Asynchronous Preset Width (Note 1)		15	CELL	20		ns	
tapr	Asynchronous Preset Recovery Time (Note 1)		10		15		ns		
tea	Input, I/O, or	Feedback to Output	t Enable (Note 3)	villa de la companya de la companya de la companya de la companya de la companya de la companya de la companya	No.	15	401	20	ns
ten	Input, I/O, or	Feedback to Output	t Disable (Note 3)	e again		15	NO T	20	ns

- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 2. See Switching Test Circuit, for test conditions.
- 3. Parameters measured with 32 outputs switching.



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature ....-65°C to +150°C

Ambient Temperature
With Power Applied ....-55°C to +125°C

Supply Voltage with
Respect to Ground ....-0.5 V to +7.0 V

DC Input Voltage ....-0.5 V to V<sub>CC</sub> + 0.5 V

DC Output or I/O
Pin Voltage ....-0.5 V to V<sub>CC</sub> + 0.5 V

Static Discharge Voltage ....-0.5 V to V<sub>CC</sub> + 0.5 V

Latchup Current

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### INDUSTRIAL OPERATING RANGES

Ambient Temperature (T<sub>A</sub>)
Operating in Free Air ..... -40°C to +85°C
Supply Voltage (V<sub>cc</sub>)
with Respect to Ground .... +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		0.5	٧	
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH 2.0 Voltage for all Inputs (Note 1)				٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
III	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μΑ
Гохн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μА
lozu	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-10	μА
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3) -3		- 2	-130	mA
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)	NO I	190	1	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
   V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF


### **SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)**

Parameter					-18		-24		
Symbol	Parameter D	escription			Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or Output (Note	Feedback to Combin 3)	natorial	£ 6		18		24	ns
	Setup Time from Input, I/O, or Feedback  D-type		12		16		ns		
ts	to Clock				13.5		17		ns
t <sub>H</sub>	Hold Time	William Control			0		0		ns
tco	Clock to Outp	out (Note 3)				12		14.5	ns
twL	REAL PROPERTY.			LOW	7.5		10		ns
twH	Clock Width			HIGH	7.5		10		ns
	Maximum Frequency (Note 1)	External Feedback 1/(t <sub>S</sub> + t <sub>CO</sub> )	D-type	40		32		МН	
			T-type	38	90	30		МН	
f <sub>MAX</sub>		Internal Feedback (f <sub>CNT</sub> )	D-type	53		38		МН	
			K (ICNI)	T-type	44		34.5		МН
		No Feedback	1/(t <sub>WL</sub> + t <sub>WH</sub> )		66.5		50	SAN-BIT SA	МН
tan	Asynchronou	s Reset to Registere	d Output	Shire wheeled	11000	24	Con only	30	ns
t <sub>ARW</sub>	Asynchronou	chronous Reset Width (Note 1)		18		24		ns	
tarr	Asynchronou	s Reset Recovery Ti	me (Note 1)		12		18		ns
tap	Asynchronou	s Preset to Registere	ed Output			24	10	30	ns
t <sub>APW</sub>	Asynchronous Preset Width (Note 1)		18		24		ns		
t <sub>APR</sub>	Asynchronou	nous Preset Recovery Time (Note 1)		12		18		ns	
t <sub>EA</sub>	Input, I/O, or	Feedback to Output Enable (Note 3)		1	18		24	ns	
ter	Input, I/O, or	Feedback to Output	Disable (Note 3)			18		24	ns

- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 2. See Switching Test Circuit, for test conditions.
- 3. Parameters measured with 32 outputs switching.

#### TYPICAL SWITCHING CHARACTERISTICS

Vcc = 5.0 V, TA = 25°C. These parameters are not tested.



14131G-4


### **Derating for Number of Outputs Switching**

Note:

Applies to tPD, tco. Calculate as:

 $t_{derated} = t_{32} O/P + \Delta t_{os}$ 

Data sheet numbers (t32 O/P) are specified at 32 outputs switching



14131G-5

#### **Capacitive Load Derating**


Note:

Applies to all AC specifications and rise and fall times. Calculate as: tderated = t35 pF + \Delta tDL


Data sheet numbers (t35 pF) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.


# TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS Vcc = 5.0 V, Ta = 25°C



14131G-6



14131G-7




14131G-8

Input

-150 <del></del> ⊥

**Output, HIGH** 

## TYPICAL Icc CHARACTERISTICS Vcc = 5 V, T<sub>A</sub> = 25°C



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual lcc values vary with the selected pattern. An actual lcc value can be calculated using the "Typical Dynamic lcc Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.

#### TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур	Unit
Icco	Base static I <sub>∞</sub>	180	mA
iı	Incremental input current	21	μA/MHz
İB	Incremental current per PAL block	18	μA/MHz
lo	Incremental output current	96	μA/MHz
l <sub>V</sub>	Voltage dependence	40	%/V
İ <sub>T</sub>	Temperature dependence	-0.18	%/°C

#### TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Unit	
Delay Minimums (Note 1)			
Combinatorial propagation delay minimum	3	ns	
Clock-to-output delay minimum	2	ns	
Edge Rates (Note 2)	RIO MINISTER		
Rise rate	1	V/ns	
Fall rate	1	V/ns	
Skew (Note 3)			
Clock-to-output skew, same clock polarity and same output polarity	1	ns	
Clock-to-output skew, same clock polarity only	2	ns	
Clock-to-output skew, same output polarity only	2	ns	
Clock-to-output skew, different clock polarity and different output polarity	2	ns	
Internal Delay Savings (Note 4)		Male	
Propagation delay savings	2	ns	
Clock-to-output delay savings	3	ns	
Ground Bounce (Note 5)			
Ground bounce noise level on low output	0.5	V	

- Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
- 2. Rise and fall rates are for unloaded outputs.
- 3. Skew values assume equal output loading.
- 4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- 5. The ground bounce noise level should be added to the static V<sub>OL</sub> under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.



#### TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter	Parameter Description		Тур		11 - 3 to (4) (5
Symbol			PLCC	CQFP	Unit
θјс	Thermal impedance, junction to case		13	4	°C/W
θја	Thermal impedance, junction to ambient		34	28	°C/W
θ <sub>jma</sub> Thermal impedance, junction ambient with air flow	Thermal impedance, junction to	200 lfpm air	30	24	°C/W
	ambient with air flow	400 lfpm air	28	20	°C/W
	20	600 Ifpm air	26	19	°C/W
	No.	800 Ifpm air	25	17	°C/W

#### Plastic θ jc Considerations

The data listed for plastic  $\theta$  for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta$  ic measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta$  ic tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

### FINAL

COM'L: -10/12/15/20, Q-15/20 IND: -12/14/18/24

MACH210A-10 MACH210-12/15/20 MACH210AQ-15/20

**High-Density EE CMOS Programmable Logic** 



#### DISTINCTIVE CHARACTERISTICS

- 44 Pins
- 64 Macrocells
- 10 ns tpp Commercial 12 ns tpp Industrial
- 80 MHz f<sub>MAX</sub> external Commercial 64 MHz f<sub>MAX</sub> external Industrial

- 38 Inputs; 210A Inputs have built-in pull-up resistors
- 32 Outputs
- 64 Flip-flops; 2 clock choices
- 4 "PAL22V16" blocks with buried macrocells
- Pin-compatible with MACH110, MACH215

#### **GENERAL DESCRIPTION**

The MACH210 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 with no loss of speed.


The MACH210 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells, including additional buried macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH210 has two kinds of macrocell: output and buried. The MACH210 output macrocell provides

registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH210 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers or latches for use in synchronizing signals and reducing setup time requirements.


#### **BLOCK DIAGRAM**



14128H-1

### **CONNECTION DIAGRAM Top View**





14128H-2

Pin-compatible with MACH110, MACH215.

#### **PIN DESIGNATIONS**

CLK/I = Clock or Input

GND = Ground

= Input


I/O = Input/Output

Vcc = Supply Voltage



## ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combina	tions
MACH210A-10	
*MACH210A-12	
MACH210-12	
MACH210-15	JC
MACH210AQ-15	
MACH210-20	
MACH210AQ-20	


#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

\*The MACH210A-12 has the same Switching Characteristics of the MACH210-12 and the same DC Characteristics of the MACH210A-10.

#### ORDERING INFORMATION **Industrial Products**

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combina	tions
MACH210A-12	UDON
MACH210-14	JI,
MACH210-18	JI
MACH210-24	

#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

#### **FUNCTIONAL DESCRIPTION**

The MACH210 consists of four PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

The MACH210A inputs and I/O pins have built-in pull-up resistors. While it is always a good design practice to tie unused pins high, the 210A pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

#### The PAL Blocks

Each PAL block in the MACH210 (Figure 11) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

#### The Switch Matrix

The MACH210 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

#### The Product-term Array

The MACH210 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable; one provides asynchronous reset, and one provides asynchronous preset.

#### The Logic Allocator

The logic allocator in the MACH210 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 8 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 11 for cluster and macrocell numbers.

#### The Macrocell

The MACH210 has two types of macrocell: output and buried. The output macrocells can be configured as

**Table 8. Logic Allocation** 

Macrocell		Available		
Output	Buried	Clusters		
Mo	M <sub>1</sub>	C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub>		
M <sub>2</sub>	Мз	C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub>		
M <sub>4</sub>	M <sub>5</sub>	C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub>		
M <sub>6</sub>	M <sub>7</sub>	C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub>		
M <sub>8</sub>	Мэ	C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub>		
M <sub>10</sub>	M <sub>11</sub>	C9, C10, C11, C12 C10, C11, C12, C13		
M <sub>12</sub>	M <sub>13</sub>	C11, C12, C13, C14 C12, C13, C14, C15		
M <sub>14</sub>	M <sub>15</sub>	C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub> C <sub>14</sub> , C <sub>15</sub>		

either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.


The flip-flops can individually select one of two clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

#### The I/O Cell

The I/O cell in the MACH210 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.



14128H-3

Figure 11. MACH210 PAL Block MACH210-10/12/15/20, Q-15/20



Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage –0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current (TA = 0°C to +75°C)

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

#### Commercial (C) Devices

Temperature (T <sub>A</sub> ) Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA, Vcc = Min VIN = VIH or VIL	2.4			٧
Vol.	Output LOW Voltage	IOL = 16 mA, Vcc = Min VIN = VIH or VIL			0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	٧
liн	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
lıL	Input LOW Leakage Current	VIN = 0 V, Vcc = Max (Note 2)			-100	μΑ
Іохн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max Vin = ViH or ViL (Note 2)			10	μΑ
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = ViH or ViL (Note 2)			-100	μΑ
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Typical)	Vcc = 5V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		135		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Parameter Symbol	Parameter Description	Test Condition	ns	Тур	Unit
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C,	6	pF
Cout	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter	Description	Description				0 Max	Unit
tpD	Input, I/O,	or Feedback to Combi	natorial C	Output (Note 3)	(total) rife-V Sec	BOOTBURD	10	ns
ts	Setup Time	e from Input, I/O or Fe	edback to	Clock	D-Type	6.5	njedi j	150
					T-Type	7.5	ngna -	ns
tH	Register Da	ata Hold Time	a Hold Time				ryaA -	ns
tco	Clock to O	Clock to Output (Note 3)				avanonta	6	ns
twL	Clock Widt	h		re sinté sius d'a	LOW	5	strii	ns
twH					HIGH	5	orali J	ns
		E to an I For all and	1		D-Type	80		MH:
Maximum	Maximum	External Feedback	1/(t <sub>S</sub> +	tco)	T-Type	74	memplali	MH:
fMAX	Frequency				D-Type	100	T and the	МН
	(Note 1)	Internal Feedback (fo	nt)		T-Type	91	Afrik Errins	MH:
		No Feedback	1/(t <sub>WL</sub> -	⊦ t <sub>WH</sub> )		100		МН
tsL	Setup Time	etup Time from Input, I/O, or Feedback to Gate				6.5		ns
tHL	Latch Data Hold Time				0		ns	
tgo	Gate to Ou	Gate to Output (Note 3)					7	ns
tgwL	Gate Width	ate Width LOW				5		ns
tPDL	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch					12	ns	
tsir	Input Regis	Register Setup Time				2		ns
thir	Input Regis	ster Hold Time				2		ns
tico	Input Regis	ster Clock to Combina	torial Out	put			13	ns
tics	Input Regis	ster Clock to Output R	egister S	etup	D-Type	10		ns
					T-Type	11		ns
twicL	Input Regis	ster Clock Width			LOW	5		ns
twich					HIGH	5		ns
fmaxir.	Maximum	Input Register Freque	ncy	1/(twicL + twich)		100		МН
tsıL	Input Latch	atch Setup Time				2		ns
tHIL	Input Latch	out Latch Hold Time			2		ns	
tigo	Input Latch	ut Latch Gate to Combinatorial Output				14	ns	
tigoL	Input Latch	Input Latch Gate to Output Through Transparent Output Latch					16	ns
tsll		e from Input, I/O, or Fe nt Input Latch to Outpu				8.5		ns
tigs	Input Latch	Gate to Output Latch	Setup			11		ns



# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-1	0	100
Symbol	Parameter Description	Min	Max	Unit
twigL	Input Latch Gate Width LOW	5		ns
tPDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches	Telegic	14	ns
tar	Asynchronous Reset to Registered or Latched Output	medical selection of	15	ns
tarw	Asynchronous Reset Width (Note 1)	10		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	10		ns
tap	Asynchronous Preset to Registered or Latched Output		15	ns
tapw	Asynchronous Preset Width (Note 1)	10		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	10		ns
tEA	Input, I/O, or Feedback to Output Enable (Note 3)		10	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		10	ns

- 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 2. See Switching Test Circuit for test conditions.
- 3. Parameters measured with 16 outputs switching.

Storage Temperature65°C to +150°C
Ambient Temperature With Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to V <sub>CC</sub> + 0.5 V
DC Output or I/O
Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **INDUSTRIAL OPERATING RANGES**

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air	-40°C to +85°C
Supply Voltage (Vcc) with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Voн	Output HIGH Voltage	$I_{OH} = -3.2$ mA, $V_{CC} = Min$ $V_{IN} = V_{IH}$ or $V_{IL}$	2.4			٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	E GO OF S		0.5	V
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	٧
I <sub>IH</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
l <sub>IL</sub>	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-100	μΑ
Гохн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)	200	isini (	10	μΑ
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		locate 1	-100	μΑ
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30		-160	mA
Icc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)	-10-62	135		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.



Parameter Symbol	Parameter Description	Test Condition	ns	Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C,	6	pF
Cout	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter						-1		n.0.
Symbol	Parameter	Description		V 631 a.m.	Malvio	Min	Max	Unit
tpD	Input, I/O,	or Feedback to Combi	natorial O	utput (Note 3)		1,55	12	ns
ts	Setup Time	e from Input, I/O or Fee	edback to	Clock	D-type	8		OS DL
				Arg Old	T-type	9		ns
t <sub>H</sub>	Register D	ata Hold Time			A STATE OF THE PARTY OF THE PAR	0		ns
tco	Clock to O	utput (Note 3)		te Whereist	nuth and a court		7.5	ns
twL	Clock Widt	th		CHURCON, P	LOW	6	T Design	ns
t <sub>WH</sub>				edeline Inte	HIGH	6		ns
		E		to the same of the same	D-type	64		MH
	Maximum	External Feedback 1/(ts + tco)	00)	T-type	59	1 1 1 1 1 1	МН	
f <sub>MAX</sub>	Frequency				D-type	80	132	MH
	(Note 1)	Internal Feedback (fc	NT)		T-type	72.5	74.	МН
		No Feedback	Photo Co.	80		МН		
tsL	Setup Time	Time from Input, I/O, or Feedback to Gate				8		ns
tHL	Latch Data	Latch Data Hold Time				0		ns
t <sub>GO</sub>	Gate to Output (Note 3)					8.5	ns	
t <sub>GWL</sub>	Gate Width	ate Width LOW				6		ns
t <sub>PDL</sub>	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				14.5	ns		
tsir	Input Regis	ster Setup Time				2.5		ns
thin	Input Regis	ster Hold Time				3		ns
tico	Input Regis	ster Clock to Combina	torial Outp	ut			16.	ns
tics	Input Regis	ster Clock to Output Re	egister Se	tup	D-type	12		ns
					T-type	13		ns
twick	Input Regis	ster Clock Width	CONTRACTOR	10 RAP = 12	LOW	6		ns
twich					HIGH	6		ns
f <sub>MAXIR</sub>	Maximum	Input Register Frequer	ncy	1/(twich + twich)	(access of a)	80		МН
tsıL	Input Latch	n Setup Time				2.5		ns
t <sub>HIL</sub>	Input Latch	n Hold Time	200000		Alice Alternation	3		ns
t <sub>IGO</sub>	Input Latch	Gate to Combinatoria	al Output	entire Constant	bations ut blus	National Property	17	ns
tigoL	Input Latch Gate to Output Through Transparent Output Latch			19.5	ns			
tsll	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate		10.5	· Ad	ns			
tigs	Input Latch Gate to Output Latch Setup			13.5		ns		
twigL	Input Latch	n Gate Width LOW				6		ns
tpDLL		or Feedback to Output	t Through	Transparent			17	ns

# SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter	SERGOD (AT) & UTSTEGERS (	-1	2	10000
Symbol	Parameter Description	Min	Max	Unit
tar	Asynchronous Reset to Registered or Latched Output		18	ns
tarw	Asynchronous Reset Width (Note 1)	12		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	12		ns
tap	Asynchronous Preset to Registered or Latched Output		18	ns
tapw	Asynchronous Preset Width (Note 1)	12	V setens	ns
t <sub>APR</sub>	Asynchronous Preset Recovery Time (Note 1)	12	The street const	ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		12	ns
ten	Input, I/O, or Feedback to Output Disable (Note 3)	in the special	12	ns

- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 2. See Switching Test Circuit for test conditions.
- 3. Parameters measured with 16 outputs switching.



ADSOLUTE WAXINIOW RATINGS
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

Latchup Current (TA = 0°C to +75°C) ..... 200 mA

#### **OPERATING RANGES**

#### Commercial (C) Devices

Temperature	(T <sub>A</sub> ) Operating	
in Free Air		0°C to +75°C

Supply Voltage (Vcc) with

Respect to Ground . . . . . . . . . . +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V <sub>он</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		2.4		V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		*	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			8.0	V
I <sub>IH</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μА
I <sub>IL</sub>	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μА
Іохн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μА
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-10	μА
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)		-30	-160	mA
lcc	Supply Current (Typical)	Vcc = 5V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		120		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of I<sub>IL</sub> and Io<sub>ZL</sub> (or I<sub>IH</sub> and Io<sub>ZH</sub>).
- 3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

  Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Parameter Symbol			Тур	Unit	
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C,	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter			Tile Henry	March Is.	-12	2	-15	5	-20	0	del -
Symbol	Parameter	Description			Min	Max	Min	Max	Min	Max	Unit
tpp	Input, I/O, o (Note 3)	r Feedback to Combi	natorial Output	(t sloy)	o o T y	12	Large	15	2	20	ns
	Setup Time	from Input, I/O,		D-type	7	William Co.	10		13		ns
ts	or Feedback	k to Clock		T-type	8	1177211	11	0111111	14		ns
tн	Register Da	ta Hold Time		(Falley)	0	77/12/25	0	ELIVER.	0		ns
tco	Clock to Ou	tput (Note 3)		STORY OF THE	File State	8		10		12	ns
twL	Clock			LOW	6		6		8	M. S	ns
twн	Width			HIGH	6		6		8		ns
		A long to the second	minusio issint lad	D-type	66.7	(Million)	50	0.000	40		MHz
	Maximum	External Feedback	1/(ts + tco)	T-type	62.5		47.6		38.5	100 mm	MHz
f <sub>MAX</sub>	Frequency	THE RESERVE	1 14 1	D-type	83.3	absis	66.6	ST FIR	50	M. of the	MHz
	(Note 1)	Internal Feedback (	fcnt)	T-type	76.9		62.5		47.6		MHz
		No Feedback	1/(twL + twH)		83.3		83.3		62.5		MHz
tsL	Setup Time	Setup Time from Input, I/O, or Feedback to Gate			7		10		13		ns
thL	Latch Data Hold Time		0		0		0		ns		
tgo	Gate to Out	Gate to Output (Note 3)			10		11		12	ns	
tgwL	Gate Width	Gate Width LOW		6		6		8		ns	
t <sub>PDL</sub>	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			14		17		22	ns		
tsir	Input Regis	ter Setup Time			2		2		2		ns
thin	Input Regis	ter Hold Time			2		2.5		3		ns
tico	Input Regis	ter Clock to Combina	torial Output			15		18		23	ns
tics	Input Regis	ter Clock to Output R	egister Setup	D-type	12		15		20		ns
				T-type	13		16		21		ns
twici	Input Regis	ter		LOW	6		6		8		ns
twich	Clock Width			HIGH	6		6		8		ns
f <sub>MAXIR</sub>	Maximum Ir	nput Register Frequer	ncy 1/(twick + tv	исн)	83.3		83.3		62.5		MHz
tsıL	Input Latch	Setup Time			2	1	2		2		ns
thil	Input Latch	Hold Time			2		2.5		3		ns
tigo	Input Latch	Gate to Combinatoria	al Output			17		20		25	ns
tigoL	Input Latch Output Latc	Gate to Output Throu	igh Transparent			19		22		27	ns
tsll		from Input, I/O, or Fe t Input Latch to Outpu			9		12		15		ns
tigs		Gate to Output Latch			13	18.71	16		21	male	ns



### SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-1	2	-15		-20		
Symbol	Parameter Description	Min	Max	Min	Max	Min	Max	Unit
twigi	Input Latch Gate Width LOW	6		6		8	1	ns
tpDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches	Mayo, 8	16	96,71	19	â	24	ns
tar	Asynchronous Reset to Registered or Latched Output		16		20		25	ns
tarw	Asynchronous Reset Width (Note 1)	12	17	15	B- C	20	. 15	ns
tarr	Asynchronous Reset Recovery Time (Note 1)	8	SRZ M	10		15		ns
tap	Asynchronous Preset to Registered or Latched Output		16		20		25	ns
tapw	Asynchronous Preset Width (Note 1)	12		15		20		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	8		10		15		ns
t <sub>EA</sub>	Input, I/O, or Feedback to Output Enable (Note 3)		12		15		20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)	-	12		15		20	ns

- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
   See Switching Test Circuit, for test conditions.
   Parameters measured with 16 outputs switching.

### AMD (

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

Ambient Temperature (T<sub>A</sub>)
Operating in Free Air ..... -40°C to +85°C
Supply Voltage (V<sub>CC</sub>)
with Respect to Ground ..... +4.5 V to +5.5 V

INDUSTRIAL OPERATING RANGES

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2$ mA, $V_{CC} = Min$ $V_{IN} = V_{IH}$ or $V_{IL}$	2.4	a se		٧
VoL	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	٧
I <sub>IH</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)		1.115	10	μΑ
I <sub>IL</sub>	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)		Lught	-10	μΑ
lozh	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μΑ
lozu	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)	A COLOR A COLOR		-10	μА
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30	Si vede	-160	mA
Icc	Supply Current (Typical)	Vcc = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)	FIGURE	120	loeve-	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.



Parameter Symbol	Parameter Description	Test Condition	ons	Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C,	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter			7 7 7 7		14	4	-18	3	-24		
Symbol	Parameter	Description		Marina	Min	Max	Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or (Note 3)	r Feedback to Combi	natorial Output	V 1095		14.5		18		24	ns
		from Input, I/O,		D-type	8.5		12		16	11113	ns
ts	or Feedback	to Clock		T-type	10	1 1 1 1	13.5		17		ns
t <sub>H</sub>	Register Da	ta Hold Time		man Cardo	0	91% v	0		0	4-1-5	ns
tco	Clock to Out	tput (Note 3)		is quient	100819	10	51135.1	12		14.5	ns
twL	Clock			LOW	7.5		7.5		10		ns
twH	Width			HIGH	7.5		7.5		10		ns
		External Foodback	1//4 +>	D-type	53		40		32		MHz
	Width  Maximum Frequency (Note 1)  External Feedback 1 Internal Feedback (fcn No Feedback 1 Setup Time from Input, I/O, or Feedback Data Hold Time Gate to Output (Note 3) Gate Width LOW	1/(ts + tco)	T-type	50	E ways	38		30.5	3.1	MHz	
f <sub>MAX</sub>				D-type	61.5		53		38	13048	MHz
	(Note 1)	Internal Feedback (	(fcnt)	T-type	57		44		34.5	191	MHz
BR ALL		No Feedback	1/(t <sub>WL</sub> + t <sub>WH</sub> )	NO BIET	66.5	P-85	66.5	Df	50	LDE!	MHz
tsL	Setup Time	from Input, I/O, or Fe	edback to Gate	5-9 W.L	8.5	88	12		16	H	ns
thL				0		0		0		ns	
tgo					12		13.5		14.5	ns	
tgwL				7.5		7.5		10		ns	
t <sub>PDL</sub>	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				17		20.5		26.5	ns	
tsir	Input Regist	ter Setup Time	and property for	shouthed I	2.5		2.5		2.5		ns
thir	Input Regist	ter Hold Time	antire and VE	En salv T	3	1927) 10	3.5		4		ns
tico	Input Regist	ter Clock to Combina	torial Output	the world	tor	18	CHUTCH I	22		28	ns
tics	Input Regist	ter Clock to Output R	egister Setup	D-type	14.5	ervede a	18		24		ns
				T-type	16		19.5		25.5		ns
twick	Input Regist	ter	and a law V	LOW	7.5	300713	7.5		10	72	ns
twich	Clock Width			HIGH	7.5		7.5		10		ns
f <sub>MAXIR</sub>	Maximum Ir	put Register Freque	ncy 1/(twick + t	wich)	66.5	muli is	66.5		50		MHz
tsiL	Input Latch	Setup Time	12 12 12 12 12	4 1 30 1	2.5	HEAT !	2.5		2.5		ns
tHIL	Input Latch	Hold Time			3		3.5		4		ns
tigo	Input Latch	Gate to Combinatoria	al Output	in contour s	V61 0	20.5	100	24		30	ns
tigoL	Input Latch Output Latc	Gate to Output Throu	ugh Transparent	101 112 1010 P	san an s baha	23	LLINGS.	26.5		32.5	ns
tsll		from Input, I/O, or Fe t Input Latch to Output			11	agreens A	14.5		18	1.01 N	ns
tigs	Input Latch	Gate to Output Latch	Setup		16		19.5		25.5		ns
twigL	Input Latch	Gate Width LOW			7.5		7.5		10		ns
tpDLL		r Feedback to Outpu	t Through Transp	parent		19.5		23		29	ns

#### **SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)** (continued)

Parameter		-14		-18		-24			
Symbol	Parameter Description	Min	Max	Min	Max	Min	Max	Unit	
tar	Asynchronous Reset to Registered or Latched Output	L IEV 81	19.5		24	Samuel.	30	ns	
tarw	Asynchronous Reset Width (Note 1)	14.5	1000	18		24		ns	
tarr	Asynchronous Reset Recovery Time (Note 1)	10		12		18		ns	
tap	Asynchronous Preset to Registered or Latched Output	4 (20) (2)	19.5		24		30	ns	
tapw	Asynchronous Preset Width (Note 1)	14.5		18	966	24		ns	
tapr	Asynchronous Preset Recovery Time (Note 1)	10	- (0)	12	579.6	18		ns	
tea	Input, I/O, or Feedback to Output Enable (Note 3)		14.5		18		24	ns	
ten	Input, I/O, or Feedback to Output Disable (Note 3)	har it	14.5		18	10.000	24	ns	

- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 2. See Switching Test Circuit, for test conditions.
- Parameters measured with 16 outputs switching.



ADOOLOTE MAXIMOM HATMOO	
Storage Temperature65°C to +150°C	
Ambient Temperature with Power Applied55°C to +125°C	
Supply Voltage with Respect to Ground0.5 V to +7.0 V	
DC Input Voltage0.5 V to Vcc + 0.5 V	
DC Output or I/O Pin Voltage0.5 V to Vcc + 0.5 V	
Static Discharge Voltage 2001 V	

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

Latchup Current (TA = 0°C to +75°C) ..... 200 mA

#### **OPERATING RANGES**

#### Commercial (C) Devices

Temperature (T<sub>A</sub>) Operating in Free Air . . . . . . . . . . . . . . . 0°C to +75°C

Supply Voltage (Vcc) with

Respect to Ground . . . . . . . . . . . +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V <sub>он</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	V
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	٧
I <sub>IH</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
I <sub>IL</sub>	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-100	μΑ
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$	,		10	μΑ
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-100	μА
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		45		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Parameter Symbol	Parameter Description	Test Condition	ons	Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C,	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

### SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter			-19	5	-20	0	N.		
Symbol	Parameter	Parameter Description			Min	Max	Min	Max	Unit
tpp	Input, I/O, or Feedback to Combinatorial Output (Note 3)			15	brak Sisia	20	ns		
	Setup Time from Input, I/O, D-type		13		17		ns		
ts	or Feedback	k to Clock		T-type	14		18		ns
tн	Register Da	ta Hold Time			0		0		ns
tco	Clock to Ou	tput (Note 3)				7		8	ns
twL	Clock			LOW	6		8		ns
twn	Width			HIGH	6		8		ns
MARKATA BLO	2185 E1 -95	No. 11 tens refusan	THE WHITE STATES	D-type	50	1 2 12	40		МН
	Maximum	External Feedback	1/(ts + tco)	T-type	47.6	1502.10	38.4	ilesti, e	МН
f <sub>MAX</sub>	Frequency		Harris	D-type	58.8	el suscipi	45.4	1	МН
	(Note 1)	Internal Feedback	(fCNT)	T-type	55.5		43.4	1	МН
				D-type	76.9		58.8		МН
		No Feedback	1/(ts + t <sub>H</sub> )	T-type	71.4		55.5		МН
tsL	Setup Time from Input, I/O, or Feedback to Gate			13		17		ns	
thL	Latch Data Hold Time			0		0		ns	
tgo	Gate to Output (Note 3)				8		8	ns	
tgwL	Gate Width LOW			6		8		ns	
t <sub>PDL</sub>	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			17		22	ns		
tsir	Input Regis	ter Setup Time			2		2		ns
thin	-	ter Hold Time			2.5		3		ns
tico	Input Regis	ter Clock to Combina	torial Output			18		23	ns
tics		ter Clock to Output R		D-type	17		22		ns
				T-type	18		23		ns
twicl	Input Regis	ter		LOW	6		8		ns
twich	Clock Width			HIGH	6		8		ns
f <sub>MAXIR</sub>	Maximum Ir	nput Register Freque	ncy 1/(twick +	twich)	83.3		62.5		МН
tsiL	Input Latch	Setup Time			2		2	-	ns
tHIL	Input Latch Hold Time			2.5		3		ns	
tigo	Input Latch Gate to Combinatorial Output			20		25	ns		
tigoL	Input Latch Gate to Output Through Transparent Output Latch			22		27	ns		
tsll		from Input, I/O, or Fe t Input Latch to Outpu		h	15		19		ns
tigs	Input Latch	Gate to Output Latch	Setup	E 7-17 - 17 50 h	18		23		ns



# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-1	5	-20		
Symbol	Parameter Description	Min	Max	Min	Max	Unit
twigL	Input Latch Gate Width LOW	6		8		ns
tpdll	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches	newfators	19		24	ns
tar	Asynchronous Reset to Registered or Latched Output		25		30	ns
tarw	Asynchronous Reset Width (Note 1)	20	312	25	100	ns
tarr	Asynchronous Reset Recovery Time (Note 1)	20		25		ns
tap	Asynchronous Preset to Registered or Latched Output		25	1	30	ns
tapw	Asynchronous Preset Width (Note 1)	20		25		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	20	-	25		ns
t <sub>EA</sub>	Input, I/O, or Feedback to Output Enable (Note 3)	7	15		20	ns
ten	Input, I/O, or Feedback to Output Disable (Note 3)	11 11 11	15		20	ns

- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 2. See Switching Test Circuit, for test conditions.
- 3. Parameters measured with 16 outputs switching.



 Storage Temperature
 −65°C to +150°C

 Ambient Temperature
 With Power Applied
 −55°C to +125°C

 Supply Voltage with
 −0.5 V to +7.0 V

 Respect to Ground
 −0.5 V to V<sub>CC</sub> + 0.5 V

 DC Input Voltage
 −0.5 V to V<sub>CC</sub> + 0.5 V

 DC Output or I/O
 Pin Voltage
 −0.5 V to V<sub>CC</sub> + 0.5 V

 Static Discharge Voltage
 2001 V

 Latchup Current
 (T<sub>A</sub> = −40°C to +85°C)
 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **INDUSTRIAL OPERATING RANGES**

Ambient Temperature ( $T_A$ )
Operating in Free Air .....  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ Supply Voltage ( $V_{\text{CC}}$ )
with Respect to Ground ..... +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			٧
VoL Output LOW Voltage		I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	Treat l		0.5	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)				0.8	٧
I <sub>IH</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
l <sub>IL</sub>	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)	Bensa	Prise.	-100	μΑ
lozh	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)	200		10	μА
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)	Lopek		-100	μΑ
Isc	Output Short-Circuit Current Vout = 0.5 V, Vcc = Max (Note 3)		-30		-160	mA
Icc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)	PENIS	45	199	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
   V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.



Parameter Symbol	Parameter Description	Test Condition	ons	Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C,	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

### SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter				WE'S STATE	-18	В	-24	4	
Symbol	Parameter	Description		CHARLES TO STATE OF	Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or Feedback to Combinatorial Output (Note 3)			18		24	ns		
		from Input, I/O,		D-type	16		20.5	100	ns
ts	or Feedback	to Clock		T-type	17	7	22	521 L68	ns
t <sub>H</sub>	Register Da	ta Hold Time		saylumbare, ?	0	P. C	0	THE P	ns
tco	Clock to Ou	tput (Note 3)		APPREAM OF FREE		8.5		10	ns
t <sub>WL</sub>	Clock			LOW	7.5		10	151 117	ns
twH	Width			HIGH	7.5		10		ns
		External Feedback	1/(ts + tco)	D-type	40	1	32	1 44	MH
	Maximum	External Feedback	1/(15 + 100)	T-type	38		30.5	10 017	MH
f <sub>MAX</sub>		4	D-type	47		36	7 7 7	MH	
St. San	(Note 1)	Internal Feedback (	TCNT)	T-type	44	Q 14	34.5	10	MH
			de act April 25	D-type	61.5		47		MH
		No Feedback	$1/(t_S + t_H)$	T-type	57		47		MH
tsL	Setup Time from Input, I/O, or Feedback to Gate			16		20.5		ns	
thL	Latch Data Hold Time			0	- 1	0	2 101	ns	
tgo	Gate to Output (Note 3)				10		10	ns	
tgwL	Gate Width LOW			7.5		10		ns	
t <sub>PDL</sub>	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch		THE BOSTON	20.5		26.5	ns		
tsir	Input Regist	ter Setup Time	as well a sale to		2.5		2.5	- 1	ns
thin	Input Regist	ter Hold Time			3.5		4	11/2	ns
tico	Input Regist	ter Clock to Combina	torial Output	N age	1 22	22		28	ns
tics	Input Regist	ter Clock to Output R	egister Setup	D-type	20.5	112	26.5	ia	ns
				T-type	22		28	- 4	ns
twick	Input Regist	ter	March At	LOW	7.5		10		ns
twich	Clock Width	1 1 1 1 1 1 1 1 1	1.0115-31.7	HIGH	7.5		10	N.	ns
f <sub>MAXIR</sub>	Maximum Ir	nput Register Frequer	ncy 1/(twick +	twich)	66.5		50		MH
tsiL	Input Latch	Setup Time	DOCTOR WHILE BY	in ordering gravito in	2.5		2.5	10.00	ns
t <sub>HIL</sub>	Input Latch	Hold Time			3.5	TY ET	4		ns
tigo	Input Latch	Gate to Combinatoria	al Output		character treates	24		30	ns
tigoL	Input Latch Gate to Output Through Transparent Output Latch			A STATE OF THE SERVE TO COMPANY.	26.5	1. 1.00	32.5	ns	
tsll	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate		18		23		ns		
tigs	Input Latch Gate to Output Latch Setup		22		28		ns		
twigL	Input Latch	Gate Width LOW			7.5		10		ns
tpDLL		r Feedback to Output	Through Trans	parent		23		29	ns

### **SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)** (continued)


Parameter		-18		-24			
Symbol	Parameter Description	Min	Max	Min	Max	Unit	
tar	Asynchronous Reset to Registered or Latched Output		30		36	ns	
tarw	Asynchronous Reset Width (Note 1)	24		30		ns	
tarr	Asynchronous Reset Recovery Time (Note 1)	24		30		ns	
t <sub>AP</sub>	Asynchronous Preset to Registered or Latched Output		30		36	ns	
tapw	Asynchronous Preset Width (Note 1)	24		30		ns	
tapr	Asynchronous Preset Recovery Time (Note 1)	24		30		ns	
t <sub>EA</sub>	Input, I/O, or Feedback to Output Enable (Note 3)		18		24	ns	
ter	Input, I/O, or Feedback to Output Disable (Note 3)		18		24	ns	

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

See Switching Test Circuit, for test conditions.
 Parameters measured with 16 outputs switching.


### TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS

Vcc = 5.0 V, TA = 25°C




Output, LOW

14128H-4



14128H-5




14128H-6

Input

#### TYPICAL SWITCHING CHARACTERISTICS

Vcc = 5.0 V, T<sub>A</sub> = 25°C. These parameters are not tested.



14128H-7


#### **Derating for Number of Outputs Switching**

Note:

Applies to tpp, tco. Calculate as:

 $t_{derated} = t_{16} O/P + \Delta t_{os}$ 

Data sheet numbers (t16 O/P) are specified at 16 outputs switching



14128H-8

#### **Capacitive Load Derating**

Applies to all AC specifications and rise and fall times. Calculate as:

 $t_{derated} = t_{35} p_F + \Delta t_{DL}$ 


Data sheet numbers (t35 pF) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.



### TYPICAL Icc CHARACTERISTICS

Vcc = 5 V, TA = 25°C



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual I<sub>CC</sub> values vary with the selected pattern. An actual I<sub>CC</sub> value can be calculated using the "Typical Dynamic I<sub>CC</sub> Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.



#### TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol				Unit
	HEATE OF COUNTY		110	mA
Icco	Base static Icc	Q	35	mA
i <sub>i</sub>	Incremental input current			μΑ/MHz
İB	Incremental current per PAL block			μΑ/MHz
İo	Incremental output current		96	μA/MHz
i <sub>V</sub>	Voltage dependence		40	%/V
İT	Temperature dependence		-0.18	%/°C

#### TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Unit
Delay Minimums (Note 1)		
Combinatorial propagation delay minimum	3	ns
Clock-to-output delay minimum	2	ns
Edge Rates (Note 2)		
Rise rate	1	V/ns
Fall rate	1	V/ns
Skew (Note 3)		
Clock-to-output skew, same clock polarity and same output polarity	1	ns
Clock-to-output skew, same clock polarity only	2	ns
Clock-to-output skew, same output polarity only	2	ns
Clock-to-output skew, different clock polarity and different output polarity	2	ns
Internal Delay Savings (Note 4)		Tall II.
Propagation delay savings	2	ns
Clock-to-output delay savings	3	ns
Ground Bounce (Note 5)		
Ground bounce noise level on low output	0.5	V

- 1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
- 2. Rise and fall rates are for unloaded outputs.
- 3. Skew values assume equal output loading.
- 4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- 5. The ground bounce noise level should be added to the static Vol. under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.



#### TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			T	ур	In the 7.5	
Symbol			PLCC	CQFP	Unit	
θjc	Thermal impedance, junction to case		15	11	°C/W	
θја	Thermal impedance, junction to ambient	ermal impedance, junction to ambient		44	°C/W	
θjma	Thermal impedance, junction to	200 lfpm air	36	39	°C/W	
	ambient with air flow	400 lfpm air	33	35	°C/W	
	81	600 Ifpm air	31	31	°C/W	
	The second secon	800 lfpm air	29	29	°C/W	

#### Plastic θjc Considerations

The data listed for plastic  $\theta$  ic are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta$  ic measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta$  ic tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

# Advanced Micro

Devices

## MACHLV210-15/20

### **High Density EE CMOS Programmable Logic**

#### DISTINCTIVE CHARACTERISTICS

- Low-voltage operation, 3.3-V JEDEC compatible
  - V<sub>CC</sub> = +3.0 V to +3.6 V
- < 5 mA standby current</p>
- Patented design allows minimal standby current without speed degradation
- Exclusively designed for 3.3-V applications
- 44 Pins
- 64 Macrocells
- 15 ns t<sub>PD</sub> Commercial 18 ns t<sub>PD</sub> Industrial

- 50 MHz f<sub>MAX</sub> external Commercial 40 MHz f<sub>MAX</sub> external Industrial
- 38 Inputs with advanced pull-up/pull-down resistors
- **32 Outputs**
- 64 Flip-flops; 2 clock choices
- 4 "PAL22V16" blocks with buried macrocells
- Pin-, function-, and JEDEC-compatible with MACH210
- Pin-compatible with MACH110, MACH215

#### **GENERAL DESCRIPTION**

The MACHLV210 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 at an equal speed with a lower cost per macrocell. It is architecturally identical to the MACH210, with the addition of I/O pull-up/pull-down resistors and low-voltage, low-power operation.

The MACHLV210 provides 3.3-V operation with low-power CMOS technology. AMD's patented design allows for minimal standby current without speed degradation by limiting the leakage current when signals are not switching. At less than 5 mA maximum standby current, the MACHLV210 is ideal for low-power applications.


The MACHLV210 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells, including additional buried macrocells. The switch

matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACHLV210 has two kinds of macrocell: output and buried. The MACHLV210 output macrocell provides registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACHLV210 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers or latches for use in synchronizing signals and reducing setup time requirements.


#### **BLOCK DIAGRAM**



17908C-1

# CONNECTION DIAGRAM Top View





#### Note:

Pin-compatible with MACH110, MACH210, and MACH215.

#### **PIN DESIGNATIONS**

CLK/I = Clock or Input

GND = Ground

= Input


I/O = Input/Output

Vcc = Supply Voltage



# ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:




Valid Combinat	ions
MACHLV210-15	10
MACHLV210-20	JC

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

# ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations

MACHLV210-18
MACHLV210-24

JI

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **FUNCTIONAL DESCRIPTION**

The MACHLV210 consists of four PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

The MACHLV210 inputs and I/O pins have advanced pull-up/pull-down resistors that enable the inputs to be pulled to the last driven state. While it is always a good design practice to tie unused pins high or low, the MACHLV210 pull-up/pull-down resistors provide design security and stability in the event that unused pins are left disconnected.

#### The PAL Blocks

Each PAL block in the MACHLV210 (Figure 12) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

#### The Switch Matrix

The MACHLV210 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

#### The Product-term Array

The MACHLV210 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable; one provides asynchronous reset, and one provides asynchronous preset.

#### The Logic Allocator

The logic allocator in the MACHLV210 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 9 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 12 for cluster and macrocell numbers.

Table 9. Logic Allocation

Macı	rocell	Available		
Output	Buried	Clusters		
Мо	M <sub>1</sub>	C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub>		
M <sub>2</sub>	Мз	C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub>		
M <sub>4</sub>	M <sub>5</sub>	C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub>		
M <sub>6</sub>	M <sub>7</sub>	C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub>		
M <sub>8</sub>	Мэ	C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub>		
M <sub>10</sub>	M <sub>11</sub>	C9, C10, C11, C12 C10, C11, C12, C13		
M <sub>12</sub>	M <sub>13</sub>	C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub> C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub>		
M <sub>14</sub>	M <sub>15</sub>	C13, C14, C15 C14, C15		

#### The Macrocell

The MACHLV210 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of two clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

#### The I/O Cell

The I/O cell in the MACHLV210 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.

#### **Benefits of Lower Operating Voltage**

The MACHLV210 has an operating voltage range of 3.0 V to 3.6 V. Low voltage allows for lower operating power consumption, longer battery life, and/or smaller batteries for portable applications.

Because power is proportional to the square of the voltage, reduction of the supply voltge from 5.0 V to 3.3 V significantly reduces power consumption. This directly translates to longer battery life for portable applications. Lower power consumption can also be used to reduce the size and weight of the battery. Thus, 3.3-V designs facilitate a reduction in the form factor.

The MACHLV210 is not designed to interface between 3.3-V and 5.0-V logic. Latch-up may occur if VoH for the MACHLV210 is greater than VIH for the 5.0-V device. Although this scenario is unlikely, interfacing the MACHLV210 with 5.0-V devices is not encouraged without necessary latch-up design precautions.




Figure 12. MACHLV210 PAL Block

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +5.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = 0^{\circ}C$ to $+75^{\circ}C$ ) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

#### Commercial (C) Devices

Temperature (T <sub>A</sub> ) Operating in Free Air	. 0°C to +75°C
Supply Voltage (Vcc) with	+3 0 V to +3 6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Тур	Max	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	baceel un	2.4	2 2101		٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			Tech	0.4	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0	or sta		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		r de Fatt		0.8	٧
Іін	Input HIGH Leakage Current	V <sub>IN</sub> = 3.6 V, V <sub>CC</sub> = Max (Note 2)				10	μΑ
I <sub>IL</sub>	Input LOW Leakage Current	VIN = 0 V, VCC = Max (No	te 2)			-10	μА
lozh	Off-State Output Leakage Current HIGH	Vout = 3.6 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)				10	μΑ
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)				-10	μΑ
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)		-30	Africa	-160	mA
lcc	Supply Current	Vcc = 3.3 V, T <sub>A</sub> = 25°C	f = 0 MHz		2		mA
	(Typical)	(Note 4) f = 25 MHz		ingal i	60		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
- 3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.



Parameter Symbol	Parameter Description	Test Conditions	Тур	Unit
Cin	Input Capacitance	Vcc = 3.3 V, T <sub>A</sub> = 25°C, f = 1 MHz	6	pF
Соит	Output Capacitance	12 12 10 10 1	8	pF

### SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter		anners personal and	t are add a real	1115	N. 1. 1. N. 1. N. 1.	-1:	5	-2	0	
Symbol	Parameter	Description				Min	Max	Min	Max	Unit
tpD	Input, I/O, o	r Feedback to Combin	natorial Out	tput (Note 3)			15		20	ns
	Setup Time	from Input, I/O,		America	D-type	10		14		ns
ts	or Feedback	to Clock			T-type	11		15	nette (g)	ns
tн	Register Da	ta Hold Time		10 YEAR OLD	of weatons of	0		0	10 m 66	ns
tco	Clock to Ou	tput (Note 3)		aplosite to	du gar-na	no at .	10		12	ns
twL	Clock				LOW	5	No.	7		ns
twn	Width				HIGH	6		8		ns
pito qu		a suprast	410	go JAJORIA	D-type	50	17 L	38.5	12 19	MHz
	Maximum	External Feedback	1/(ts + tco	)	T-type	47.6		37	14 Igir	MHz
f <sub>MAX</sub>	Frequency	1//	8,000	Intel 1881	D-type	66.6		50		MHz
	(Note 1)	Internal Feedback (f	Internal Feedback (fcnt)		T-type	62.5		47.6	90	MHz
		No Feedback	1/(twL + tw	н)		90.9		66.7		MHz
tsL	Setup Time	Setup Time from Input, I/O, or Feedback to Gate			10		14		ns	
thL	Latch Data	Latch Data Hold Time			0		0		ns	
tgo	Gate to Out	Gate to Output (Note 3)				11		15	ns	
tgwL	Gate Width	LOW	arrout beard	Darden surf		5	2.	7		ns
t <sub>PDL</sub>	Input, I/O, o	r Feedback to Output	Through	Profession 1			17		23	ns
tsir	Input Regist	ter Setup Time	SOURCE CONT	TEREST L	Market of	2.5		3		ns
thin	Input Regist	ter Hold Time	V 2510 4 3	A 14 6 - 14 K	Invito 1	1.5	18.5	3		ns
tico	Input Regist	ter Clock to Combinate	orial Outpu	t		1000	18		24	ns
tics	Input Register Clock to Output Register Setup  D-type T-type			D-type	13		27		ns	
80 0				T-type	14	5.17	20	-	ns	
twick	Input Regist	ter	add at nest	V28=V	LOW	5		7		ns
twich	Clock Width		No.	Days	HIGH	6		8		ns
f <sub>MAXIR</sub>	Maximum Ir	put Register Frequen	icy 1/(twi	CL + twich)		90.9	911	66.7		MHz
tsıL	Input Latch	Setup Time				2.5		3		ns
tHIL	Input Latch	Hold Time	00501516	a bill in long to	nish 91 (1962)	1.5	101	2		ns
tigo	Input Latch	Gate to Combinatoria	Output	PERCHASION PROPERTY	Into- when the to-		19		25	ns
tigoL	Input Latch	Gate to Output Through	gh Transpa	arent Output Late	h	Dog t	22		29	ns
tsll		from Input, I/O, or Feet Input Latch to Output			THE PARTY OF THE PARTY OF	12		16	3 - 15 - 15	ns
tigs	Input Latch	Gate to Output Latch	Setup			14		18		ns

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter			-15		-20	
Symbol	Parameter Description	Min	Max	Min	Max	Unit
twigL	Input Latch Gate Width LOW	5		7		ns
†PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		21	Enpe	28	ns
tar	Asynchronous Reset to Registered or Latched Output		20		26	ns
tarw .	Asynchronous Reset Width (Note 1)	15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	15		20		ns
tap	Asynchronous Preset to Registered or Latched Output	IN DEPT.	20		26	ns
tapw	Asynchronous Preset Width (Note 1)	15	1911 19	20	LINE I	ns
tapr	Asynchronous Preset Recovery Time (Note 1)	15		20		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)	m resident to	15	- 69	20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)	THE NEW YORK	15		20	ns

#### Notes:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit for test conditions.

3. Parameters measured with 16 outputs switching.



Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied –55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +5.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$ ) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **INDUSTRIAL OPERATING RANGES**

Temperature (T <sub>A</sub> ) Operating in Free Air	-40°C to +85°C
Supply Voltage (Vcc) with Respect to Ground	+3.0 V to +3.6 \

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	behek. Sana saa sa	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	er sunschaft of	2.4			٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>				0.4	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)				0.8	٧
lін	Input HIGH Leakage Current	V <sub>IN</sub> = 3.6 V, V <sub>CC</sub> = Max (Note 2)				10	μΑ
liL	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Not	e 2)			-10	μΑ
lozh	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 3.6 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)				10	μА
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)				-10	μА
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)		-30		-160	mA
lcc	Supply Current	Vcc = 3.3 V, T <sub>A</sub> = 25°C	f = 0 MHz		2		mA
icc	(Typical)	(Note 4)	f = 25 MHz		60		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

  Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

Parameter Symbol	Parameter Description	Test Conditions	Тур	Unit
Cin	Input Capacitance	Vcc = 3.3 V, T <sub>A</sub> = 25°C, f = 1 MHz	6	pF
Соит	Output Capacitance		8	pF

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter					-1	8	-24		
Symbol	Parameter	Parameter Description					Min	Max	Un
tpD	Input, I/O, o	r Feedback to Combi	natorial Output (I	Note 3)		18		24	ns
		from Input, I/O,		D-typ	e 12		17		ns
ts	or Feedback	to Clock		T-typ	e 13.5		18		ns
tн	Register Da	ta Hold Time		The state of the s	0		0		ns
tco	Clock to Ou	tput (Note 3)				12	and the	14.5	ns
twL	Clock			LOW	6		8.5		ns
twн	Width			HIGH	7.5	1 19 19	10		ns
	Maximum Frequency (Note 1)  External Fee	Estamal Faulback	41/4 . 4 . \	D-typ	e 40		30.5		МН
officers of st		External Feedback	1/(ts + tco)	T-typ	e 38		29.5		МН
fmax				D-typ	e 53		40	248	MH
		Internal Feedback (	fCNT)	T-typ	e 50	e britis	38	Station 1	MH
		No Feedback	1/(twL + twH)		72.5	5	53		MHz
tsL	Setup Time	Setup Time from Input, I/O, or Feedback to Gate			12	HIE I	17		ns
thL	Latch Data	Latch Data Hold Time			0		0		ns
tgo	Gate to Out	put (Note 3)				13.5		18	ns
tgwL	Gate Width	LOW			6		8.5		ns
tPDL	Input, I/O, o	r Feedback to Output	t Through Latch			20.5		28	ns
tsin	Input Regist	ter Setup Time			3		4		ns
thir	Input Regist	ter Hold Time			2.5		4		ns
tico	Input Regist	ter Clock to Combina	torial Output			22		29	ns
tics	Input Regist	ter Clock to Output R	egister Setup	D-typ	e 16		32.5	T He	ns
		T-type					24		ns
twicL	Input Regist	ter		LOV	6		8.5		ns
twich	Clock Width			HIGI	7.5		10		ns
f <sub>MAXIR</sub>	Maximum Ir	nput Register Freque	ncy 1/(twick + to	wich)	72.5		53		МН
tsiL	Input Latch	Setup Time			3		4.		ns
thil	Input Latch	Hold Time			2.5		3		ns
tigo	Input Latch	Gate to Combinatoria	al Output			23		30	ns
tigoL	Input Latch	Gate to Output Throu	igh Transparent	Output Latch		26.5		34.5	ns
tsll		from Input, I/O, or Fe t Input Latch to Output			14.5		19.5		ns
tigs	Input Latch	Gate to Output Latch	Setup		17		22		ns

#### **SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)** (continued)

Parameter		-1	8	-2	4	-	
Symbol	Parameter Description	Min	Max	Min	Max	Unit	
twigL	Input Latch Gate Width LOW	6		8.5		ns	
tpoll	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches	eomal est o	25.5		34	ns	
tar	Asynchronous Reset to Registered or Latched Output		24		31.5	ns	
tarw	Asynchronous Reset Width (Note 1)	18		24		ns	
tarr	Asynchronous Reset Recovery Time (Note 1)	18		24		ns	
tap	Asynchronous Preset to Registered or Latched Output	la la la la la la la la la la la la la l	24		31.5	ns	
tapw	Asynchronous Preset Width (Note 1)	18		24		ns	
tapr	Asynchronous Preset Recovery Time (Note 1)	18		24		ns	
tea	Input, I/O, or Feedback to Output Enable (Note 3)		18		24	ns	
ter	Input, I/O, or Feedback to Output Disable (Note 3)		18		24	ns	

- 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


  2. See Switching Test Circuit, on page 14, for test conditions.
- 3. Parameters measured with 16 outputs switching.

#### **KEYS TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care; Any Change Permitted	Changing, State Unknown
<b>&gt;&gt;</b>	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010-PAL


#### SWITCHING TEST CIRCUIT



			Comn	Measured				
Specification	S <sub>1</sub>	CL	R <sub>1</sub>	R <sub>2</sub>	Output Value			
tpp, tco	Closed				1.5 V			
tea	Z → H: Open Z → L: Closed	30 pF	30 pF	30 pF	30 pF	1.6 K	1.6 K	1.5 V
ten	H → Z: Open L → Z: Closed	5 pF		Allegates have	H → Z: V <sub>OH</sub> − 0.5 V L → Z: V <sub>OL</sub> + 0.5 V			

#### TYPICAL SWITCHING CHARACTERISTICS

Vcc = 3.3 V, TA = 25°C. These parameters are not tested.




17908C-5

#### **Derating for Number of Outputs Switching**

Note:

Applies to  $t_{PD}$ ,  $t_{CO}$ . Calculate as:  $t_{derated} = t_{16 \ O/P} + \Delta t_{os}$ 

Data sheet numbers (t<sub>16 O/P</sub>) are specified at 16 outputs switching



17908C-6

#### **Capacitive Load Derating**

Note:


Applies to all AC specifications and rise and fall times. Calculate as:  $t_{derated} = t_{35\,pF} + \Delta t_{DL}$ 

Data sheet numbers (t<sub>35 pF</sub>) are specified with 35 pF.


For typical rise and fall rates, use 1V/ns at 35 pF.


### TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS

Vcc = 3.3 V, TA = 25°C



17908C-7






17908C-9

Input



#### TYPICAL Icc CHARACTERISTICS

Vcc = 3.3 V, TA = 25°C



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual lcc values vary with the selected pattern. An actual lcc value can be calculated using the "Typical Dynamic lcc Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.T-type


#### **ENDURANCE CHARACTERISTICS**

The MACHLV210 is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar


parts. As a result, the device can be erased and reprogrammed, a feature which allows 100% testing at the factory.

Parameter Symbol	Parameter Description	Test Conditions	Min	Unit
ton	Min Pattern Data Retention Time	Max Storage Temperature	10	Years
		Max Operating Temperature	20	Years
N	Min Reprogramming Cycles	Normal Programming Conditions	100	Cycles

#### INPUT/OUTPUT EQUIVALENT SCHEMATICS



Input



17908C-11



#### TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Units
Delay Minimums (Note 1)	Lancata Sa	50 Juane
Combinatorial propagation delay minimum	3	ns
Clock-to-output delay minimum	2	ns
Edge Rates (Note 2)	WI S.S.	3103
Rise rate	1	V/ns
Fall rate	1	V/ns
Skew (Note 3)		
Clock-to-output skew, same clock polarity and same output polarity	LAVIII 1	ns
Clock-to-output skew, same clock polarity only	2	ns
Clock-to-output skew, same output polarity only	2	ns
Clock-to-output skew, different clock polarity and different output polarity	2	ns
Internal Delay Savings (Note 4)		
Propagation delay savings	2	ns
Clock-to-output delay savings	3	ns
Ground Bounce (Note 5)		
Ground bounce noise level on low output	0.5	V

#### Notes:

- Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
- 2. Rise and fall rates are for unloaded outputs.
- 3. Skew values assume equal output loading.
- 4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- 5. The ground bounce noise level should be added to the static Vol under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

#### TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур	
Symbol	Parameter Description		PLCC	Units
θјс	Thermal impedance, junction to case	- Destroyer - Production - Prod	15	°C/W
θја	Thermal impedance, junction to ambient		40	°C/W
θjma	Thermal impedance, junction to ambient with air flow	200 lfpm air	36	°C/W
		400 lfpm air	33	°C/W
	Personal Personal	600 Ifpm air	31	°C/W
Symbol θjc θja		800 Ifpm air	29	°C/W

#### Plastic 0 jc Considerations

The data listed for plastic  $\theta$  ic are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta$  ic measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta$  ic tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

# Advanced

**Devices** 

### MACH220-12/15/20

### **High-Density EE CMOS Programmable Logic**

#### **DISTINCTIVE CHARACTERISTICS**

- 68 Pins
- 96 Macrocells
- 12 ns tpD Commercial 14.5 ns tpD Industrial
- 66.7 MHz f<sub>MAX</sub> external Commercial
   53 MHz f<sub>MAX</sub> external Industrial

- 56 Inputs with pull-up resistors
- 48 Outputs
- 96 Flip-flops; 4 clock choices
- 8 PAL blocks with buried macrocells
- Pin-compatible with MACH120

#### **GENERAL DESCRIPTION**

The MACH220 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately nine times the logic macrocell capability of the popular PAL22V10 with no loss of speed.

The MACH220 consists of eight PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.


The MACH220 has two kinds of macrocell: output and buried. The output macrocell provides registered,

latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH220 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers for use in synchronizing signals and reducing setup time requirements.


14130H-1

110



#### **CONNECTION DIAGRAMS Top View**





14130H-2

Note:

Pin-compatible with MACH120.

#### **PIN DESIGNATIONS**

CLK/I = Clock or Input

GND = Ground

= Input


I/O = Input/Output

Vcc = Supply Voltage

#### **ORDERING INFORMATION**

#### **Commercial Products**

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combina	ations
MACH220-12	
MACH220-15	JC
MACH220-20	


#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### ORDERING INFORMATION

#### **Industrial Products**

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
MACH220-14	a religion					
MACH220-18	JI					
MACH220-24						

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **FUNCTIONAL DESCRIPTION**

The MACH220 consists of eight PAL blocks connected by a switch matrix. There are 48 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

All inputs and I/O pins have built-in pull-up resistors. While it is always good design practice to tie unused pins high or low, the pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

#### The PAL Blocks

Each PAL block in the MACH220 (Figure 13) contains a 48-product-term logic array, a logic allocator, 6 output macrocells, 6 buried macrocells, and 6 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V12" with 6 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

#### The Switch Matrix

The MACH220 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 12 internal feedback signals and 6 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

#### The Product-Term Array

The MACH220 product-term array consists of 48 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset.

#### The Logic Allocator

The logic allocator in the MACH220 takes the 48 logic product terms and allocates them to the 12 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 10 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 13 for cluster and macrocell numbers.

Table 10. Logic Allocation

Macro	ocell	Available
Output	Buried	Clusters
Mo	M <sub>1</sub>	C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub>
M <sub>2</sub>	M <sub>3</sub>	C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub>
M4	Ms	C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub>
M <sub>6</sub>	M <sub>7</sub>	C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub>
M <sub>8</sub>	Мэ	C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub>
M <sub>10</sub>	M <sub>11</sub>	C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub> C <sub>10</sub> , C <sub>11</sub>

#### The Macrocell

The MACH220 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flip-flop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

#### The I/O Cell

The I/O cell in the MACH220 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.




Figure 13. MACH220 PAL Block



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature ..... 65°C to +150°C **Ambient Temperature** with Power Applied ..... -55°C to +125°C Supply Voltage with Respect to Ground . . . . . . . . . . -0.5 V to +7.0 V DC Input Voltage . . . . . . . . . -0.5 V to Vcc + 0.5 V DC Output or I/O Pin Voltage . . . . . . . . . . . . -0.5 V to Vcc + 0.5 V Static Discharge Voltage . . . . . . . . . . . . 2001 V Latchup Current 

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

Commercial (C) Devices

Temperature (T<sub>A</sub>) Operating

in Free Air . . . . . . . . . . . . 0°C to +75°C

Supply Voltage (Vcc) with

Respect to Ground . . . . . . . . . +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Uni
Voн	Output HIGH Voltage	$I_{OH} = -3.2$ mA, $V_{CC} = Min$ $V_{IN} = V_{IH}$ or $V_{IL}$	2.4			٧
VoL	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)				V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	٧
I <sub>IH</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
l <sub>IL</sub>	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-100	μА
lozh	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μА
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-100	μА
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)		-30	-130	mA
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		205		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
- 3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

**CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Condition	Тур	Unit	
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C,	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

### SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	SA SPECIFICATION				-12			15	-2		
Symbol	Parameter I		Depart because	Adjustation of	Min	Max	Min	Max	Min	Max	Unit
tPD	Input, I/O, or	Feedback to Combin	atorial Output (N	Note 3)		12		15		20	ns
ts	Setup Time t	from Input, I/O, or Fee	dback to Clock	D-type	7		10		13		ns
13	Cotap Time I	Tom input, 1/O, or 1 oc	aback to olock	T-type	8		11		14		ns
tн	Register Dat	a Hold Time			0		0		0		ns
tco	Clock to Out	put (Note 3)				8		10		12	ns
twL	Clock Width			LOW	6		6		8		ns
twH	Oldon Width			HIGH	6		6	TO M	8		ns
		External Feedback	1//*- ( *)	D-type	66.7	2.00	50		40		MHz
	Maximum	External reedback	1/(ts + tco)	T-type	62.5		47.6		38.5		MHz
f <sub>MAX</sub>	Frequency	Internal Feedback (f	(CLUT)	D-type	83.3		66.6	9.50	50		MHz
	(Note 1)	Internal Feedback (ICNT)		T-type	76.9		62.5		47.6		MHz
		No Feedback	1/(twL + twH)		83.3		83.3	100	62.5		MHz
tsL	Setup Time	etup Time from Input, I/O, or Feedback to Gate			7		10		13		ns
tHL	Latch Data H	tch Data Hold Time		0	\$ J = 6	0		0		ns	
tgo	Gate to Outp	to Output (Note 3)			10		11		12	ns	
tgwL	Gate Width	dth LOW			6		6		8		ns
tpDL		Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			14		17		22	ns	
tsia	Input Regist	er Setup Time			2		2		2		ns
thin	Input Regist	er Hold Time			2		2.5		3		ns
tico		er Clock to Combinato	orial Output			15		18		23	ns
tics	Input Regist	er Clock to Output Re	gister Setup	D-type	12		15		20		ns
				T-type	13	70	16		21		ns
twick				LOW	6		6		8		ns
twich	Input Regist	er Clock Width		HIGH	6		6		8		ns
fmaxir	Maximum In	put Register Frequenc	cy 1/(twick + ty		83.3		83.3		62.5		MH
tsıl	Input Latch		7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7		2		2		2		ns
thiL	Input Latch I	VALUE BERNINGS			2		2.5		3		ns
tigo		Gate to Combinatorial	Output	11/2/201		17		20		25	ns
tigoL		Gate to Output Throug				19		22		27	ns
tsll	Setup Time	from Input, I/O, or Fee Input Latch to Output			9		12		15		ns
tigs	Input Latch	Gate to Output Latch	Setun		13		16		21		ns



#### **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)** (continued)

Parameter		-12		-15		-20		2
Symbol	Parameter Description	Min	Max	Min	Max	Min	Max	Unit
twigL	Input Latch Gate Width LOW	6		6		8		ns
<b>TPDLL</b>	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches	F F 6	16	1512	19		24	ns
tar	Asynchronous Reset to Registered or Latched Output		16	En de	20		25	ns
tarw	Asynchronous Reset Width (Note 1)	12	250.7	15	115	20		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	8	i ou	10	ur pres	15		ns
tap	Asynchronous Preset to Registered or Latched Output	4	16		20		25	ns
tapw	Asynchronous Preset Width (Note 1)	12	90	15		20		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	8	-	10		15		ns
tEA	Input, I/O, or Feedback to Output Enable (Note 3)		12		15		20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		12		15		20	ns

- 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

  2. See Switching Test Circuit for test conditions.
- 3. Parameters measured with 24 outputs switching.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage with Respect to Ground	0.5 V to +7.0 V
DC Input Voltage	-0.5 V to V <sub>cc</sub> + 0.5 V
DC Output or I/O Pin Voltage	-0.5 V to V <sub>cc</sub> + 0.5 V
Static Discharge Voltage	2001 V
Latchup Current (T <sub>A</sub> = -40°C to +85°C)	200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **INDUSTRIAL OPERATING RANGES**

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air	-40°C to +85°C
Supply Voltage (Vcc) with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Voн	Output HIGH Voltage	$I_{OH} = -3.2$ mA, $V_{CC} = Min$ $V_{IN} = V_{IH}$ or $V_{IL}$	2.4			V
VoL	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		48	0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		100	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)	1.00		0.8	V
I <sub>IH</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)	Mar II	1	10	μА
IIL	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)	State !	S. And	-100	μΑ
Гохн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)	USIE		10	μА
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		Tugal	-100	μΑ
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30	3-111	-130	mA
Icc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		205	1	m/A

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included. 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.



CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition	ons	Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C,	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

#### SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter					-1	4	-	18	-2	4	1
Symbol	Parameter I	Description			Min	Max	Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or	Feedback to Combin	atorial Output (N	Note 3)		14.5		18		24	ns
				D-type	8.5		12		. 16		ns
ts	Setup Time f	from Input, I/O, or Fee	dback to Clock	T-type	10		13.5		17		ns
t <sub>H</sub> .	Register Dat	a Hold Time			0	12.00 m	0	Same h	0	KIR W	ns
tco	Clock to Out	put (Note 3)		5/1/02/2004	pl pape	10	allerin.	12		14.5	ns
twL	Clock Width			LOW	7.5	C MILES	7.5	107 112	10	The least	ns
twн	Clock Width			HIGH	7.5		7.5		10		ns
	India I Laboratoria		410	D-type	53	L Date	40	franc.	32	5 6 18	MHz
	Maximum	External Feedback	1/(ts + tco)	T-type	50		38	e i i v c	30.5		MHz
f <sub>MAX</sub>	Frequency	Internal Feedback (f	(aug)	D-type	61.5	nest	53	10.79 == 17	38	1.0	MHz
	(Note 1)	Internal Feedback (I	CNI)	T-type	57	100	44	ini i n	34.5	100	MHz
		No Feedback	1/(t <sub>WL</sub> + t <sub>WH</sub> )		66.5		66.5		50		MHz
tsL	Setup Time	from Input, I/O, or Fee	edback to Gate	0 2 3 1	8.5		12	Red 11	16		ns
tHL	Latch Data H	Hold Time			0	N	0		0	See the	ns
tgo	Gate to Outp	out (Note 3)	Stancollinasia	Delkuli I		12		13.5		14.5	ns
tgwL	Gate Width	LOW	grad til gar brigg	tolica (	7.5		7.5	gach i	10		ns
tpDL	Input, I/O, or Input or Out	Feedback to Output put Latch	Through Transp	arent	100	17	ilsa)	20.5		26.5	ns
tsir	Input Regist	er Setup Time	Shall a pov V	a sual s	2.5	1915 41	2.5	35	2.5		ns
t <sub>HIR</sub>	Input Regist	er Hold Time	BANK KAT	E YOU	3	Wil Solo	3.5	William	4		ns
tico	Input Regist	er Clock to Combinato	orial Output			18		22		28	ns
tics	Input Regist	er Clock to Output Re	gister Setup	D-type	14.5		18	0.15%	24		ns
				T-type	16	2000	19.5	100	25.5		ns
twick	BITTE.	1 30 A 1 198 HOLE	1. 1. 1. 1. V	LOW	7.5	The state	7.5	0,6	10		ns
twich	Input Regist	er Clock Width		HIGH	7.5		7.5		10		ns
f <sub>MAXIR</sub>	Maximum In	put Register Frequenc	cy 1/(twick + ty	vich)	66.5		66.5	180.00	50		MH:
tsiL	Input Latch	Setup Time	or and to will be	Ti weed to	2.5	Le const	2.5	alterior in	2.5		ns
tHIL	Input Latch I	Hold Time	Na (1882) 46 488		3	alteria la	3.5	600 No.5	4	1.14-9	ns
t <sub>IGO</sub>	Input Latch	Gate to Combinatorial	Output			20.5	03.58	24		30	ns
tigoL	Input Latch ( Output Latch	Gate to Output Through	h Transparent			23		26.5		32.5	ns
tsll		from Input, I/O, or Fee Input Latch to Output			11		14.5		18		ns
t <sub>IGS</sub>	Input Latch	Gate to Output Latch	Setup		16		19.5		25.5		ns
twigL	Input Latch	Gate Width LOW			7.5		7.5		10		ns
tpDLL		r Feedback to Output utput Latches	Through Transp	arent		19.5		23		29	ns


## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter	Parameter Symbol Parameter Description	-14		-18		-24		
		Min	Max	Min	Max	Min	Max	Unit
tar	Asynchronous Reset to Registered or Latched Output	7 93	19.5		24		30	ns
t <sub>ARW</sub>	Asynchronous Reset Width (Note 1)	14.5		18		24		ns
t <sub>ARR</sub>	Asynchronous Reset Recovery Time (Note 1)	10		12		18		ns
tap	Asynchronous Preset to Registered or Latched Output		19.5		24		30	ns
tapw	Asynchronous Preset Width (Note 1)	14.5		18		24		ns
t <sub>APR</sub>	Asynchronous Preset Recovery Time (Note 1)	10		12		18		ns
t <sub>EA</sub>	Input, I/O, or Feedback to Output Enable (Note 3)		14.5		18		24	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)	1	14.5		18		24	ns

- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
   See Switching Test Circuit for test conditions.
   Parameters measured with 24 outputs switching.

#### TYPICAL SWITCHING CHARACTERISTICS

Vcc = 5.0 V, TA = 25°C. These parameters are not tested.



14130H-4


#### **Derating for Number of Outputs Switching**

Note:

Applies to tpp, tco. Calculate as:

 $t_{derated} = t_{24} O/P + \Delta t_{os}$ 

Data sheet numbers (t24 O/P) are specified at 24 outputs switching



14130H-5

#### **Capacitive Load Derating**

#### Note:


Applies to all AC specifications and rise and fall times. Calculate as:


 $t_{derated} = t_{35 pF} + \Delta t_{DL}$ 

Data sheet numbers (t35 pF) are specified with 35 pF.


For typical rise and fall rates, use 1V/ns at 35 pF.

#### TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS Vcc = 5.0 V, TA = 25°C





20 7




Input

lı (mA)

14130H-8

#### TYPICAL Icc CHARACTERISTICS

Vcc = 5 V, TA = 25°C



The selected "typical" pattern is a 12-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual lcc values vary with the selected pattern. An actual lcc value can be calculated using the "Typical Dynamic lcc Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.

#### TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур	Units
Icco	Base static Icc	175	mA
iı	Incremental input current	29	μA/MHz
İB	Incremental current per PAL block	26	μA/MHz
io	Incremental output current	102	μA/MHz
iv	Voltage dependence	38	%/V
İT	Temperature dependence	-0.14	%/°C

#### TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Units
Delay Minimums (Note 1)		
Combinatorial propagation delay minimum	3	ns
Clock-to-output delay minimum	2	ns
Edge Rates (Note 2)		
Rise rate 4	1	V/ns
Fall rate	1	V/ns
Skew (Note 3)		
Clock-to-output skew, same clock polarity and same output polarity	1	ns
Clock-to-output skew, same clock polarity only	2	ns
Clock-to-output skew, same output polarity only	2	ns
Clock-to-output skew, different clock polarity and different output polarity	2	ns
Internal Delay Savings (Note 4)		
Propagation delay savings	2	ns
Clock-to-output delay savings	3	ns
Ground Bounce (Note 5)		
Ground bounce noise level on low output	0.5	V

- Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
- 2. Rise and fall rates are for unloaded outputs.
- 3. Skew values assume equal output loading.
- 4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- 5. The ground bounce noise level should be added to the static VoL under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.



#### TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter		Section 4	Тур	Oth was
Symbol	Parameter Description			Units
θјс	Thermal impedance, junction to case	I asistase	10	°C/W
θja	Thermal impedance, junction to ambient		33	°C/W
θjma		200 Ifpm air	29	°C/W
	ambient with air flow	400 Ifpm air	27	°C/W
		600 Ifpm air	24	°C/W
		800 lfpm air	23	°C/W

#### Plastic 0 jc Considerations

The data listed for plastic  $\theta$  ic are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta$  ic measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta$  ic tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

### Advanced Micro Devices

### MACH230-15/20

#### **High-Density EE CMOS Programmable Logic**

#### **DISTINCTIVE CHARACTERISTICS**

- 84 Pins
- 128 Macrocells
- 15 ns tpD Commercial 18 ns tpD Industrial
- 50 MHz f<sub>MAX</sub> external Commercial
   40 MHz f<sub>MAX</sub> external Industrial

- 70 Inputs
- 64 Outputs
- 128 Flip-flops; 4 clock choices
- 8 "PAL26V16" blocks with buried macrocells
- Pin-compatible with MACH130, MACH435

#### **GENERAL DESCRIPTION**

The MACH230 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately twelve times the logic macrocell capability of the popular PAL22V10 with no loss of speed.


The MACH230 consists of eight PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH230 has two kinds of macrocell: output and buried. The output macrocell provides registered, latched, or combinatorial outputs with programmable

polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.


The MACH230 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers for use in synchronizing signals and reducing setup time requirements.

14132H-1



128

#### **CONNECTION DIAGRAM Top View**



14132H-2

Pin-compatible with MACH130, MACH435.

#### **PIN DESIGNATIONS**

CLK/I = Clock or Input

GND = Ground

= Input


I/O = Input/Output

Vcc = Supply Voltage



## ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:




Valid Combina	ations
MACH230-15	.IC
MACH230-20	JC

#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combin	ations
MACH230-18	20 000
MACH230-24	JI

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **FUNCTIONAL DESCRIPTION**

The MACH230 consists of eight PAL blocks connected by a switch matrix. There are 64 I/O pins and 2 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

#### The PAL Blocks

Each PAL block in the MACH230 (Figure 14) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

#### The Switch Matrix

The MACH230 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The MACH230 places a restriction on buried macrocell feedback only. Buried macrocell feedback from one block can be used as an input only to that block or its "sibling" block. Sibling blocks are illustrated in the block diagram on page 80 and in Table 12. Output macrocell feedback is not restricted.

Table 12. Sibling Blocks

	9			
PAL Block A B C D E	Sibling Block			
A	Н			
В	G			
С	F			
D	E			
E	D			
F	С			
G	В			
Н	A			
Н	A			

#### The Product-Term Array

The MACH230 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset.

#### The Logic Allocator

The logic allocator in the MACH230 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 13 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 14 for cluster and macrocell numbers.

Table 13. Logic Allocation

Macı	rocell	Available		
Output	Buried	Clusters		
Мо	M <sub>1</sub>	C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub>		
M <sub>2</sub>	M <sub>3</sub>	C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub>		
M <sub>4</sub>	M <sub>5</sub>	C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub>		
M <sub>6</sub>	M <sub>7</sub>	C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub>		
M <sub>8</sub>	M <sub>9</sub>	C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub>		
M <sub>10</sub>	M <sub>11</sub>	C9, C10, C11, C12 C10, C11, C12, C13		
M <sub>12</sub>	M <sub>13</sub>	C11, C12, C13, C14 C12, C13, C14, C15		
M <sub>14</sub>	M <sub>15</sub>	C13, C14, C15 C14, C15		

#### The Macrocell

The MACH230 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

#### The I/O Cell

The I/O cell in the MACH230 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.




Figure 14. MACH230 PAL Block



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65°C to +150°C
Ambient Temperature With Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current
(T <sub>A</sub> = 0°C to 75°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

#### Commercial (C) Devices

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground +4.75	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			V
Vol	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	V
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
Іін	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
liL	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μΑ
Іохн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μΑ
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-10	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Typical)	Vcc = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		235		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozн).
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
   VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

#### CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

#### SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter			-15	5	-20	)			
Symbol	Parameter Description			Min	Max	Min	Max	Unit	
tPD	Input, I/O, or F	Input, I/O, or Feedback to Combinatorial Output (Note 3)			DBP 168	15	HO WER	20	ns
		10		13		ns			
ts	Setup Time fro	om Input, I/O, or Feedba	ck to Clock	T-type	11	EARLE	14		ns
th	Register Data	Hold Time		i ansi ya w	0	5 39 300	0		ns
tco	Clock to Outpu	Clock to Output (Note 3)			W.E.S.	10		12	ns
twL	Clock	Clock Width LOW HIGH			6		8		ns
twн	Width				6		8		ns
	sala office of the	External Feedback	1/(ts + tco)	D-type	50	e dale	40	office of the	MHz
		External Feedback	1/(15 + 100)	T-type	47.6	MIL NO	38.5		MHz
fmax	Maximum			D-type	66.6	a cycle	50	properties.	MHz
	Frequency (Note 1)	Internal Feedback (fo	CNT)	T-type	62.5		47.6		MHz
		No Feedback	1/(twL + twH)		83.3		62.5		MHz
tsL	Setup Time fro	Setup Time from Input, I/O, or Feedback to Gate			10		13		ns
tHL	Latch Data Hold Time			0		0		ns	
tgo	Gate to Output (Note 3)				11		12	ns	
tgwL	Gate Width LOW			6		8		ns	
tPDL		Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				17		22	ns
tsir	Input Register	Setup Time			2		2		ns
thin	Input Register	Hold Time			2.5		3	115 74	ns
tico	Input Register	Clock to Combinatorial	Output			18		23	ns
tics	Input Register	Clock to Output Registe	er Setup	D-type	15		20	TO THE	ns
				T-type	16		21	77.77	ns
twick	Input Register			LOW	6		8	150.11	ns
twich	Clock Width			HIGH	6		8		ns
f <sub>MAXIR</sub>	Maximum Inpu	ut Register Frequency	1/(twick + twick	1)	83.3		62.5		MHz
tsıL	Input Latch Se	etup Time			2		2		ns
thiL	Input Latch Ho	old Time			2.5	THE RES	3		ns
tigo	Input Latch Ga	ate to Combinatorial Out	tput			20		25	ns
tigoL	Input Latch Ga Output Latch	ate to Output Through T	ransparent			22		27	ns
tsll		om Input, I/O, or Feedba			12		15		ns
tigs	Input Latch Ga	ate to Output Latch Setu	ıp		16		21		ns



#### SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter	and (Figure 2 Mar)	and kept	15	-20		de la constant
Symbol	Parameter Description	Min	Max	Min	Max	Unit
twigL	Input Latch Gate Width LOW	6		8		ns
Input, I/O, or Feedback to Output Through Transparent Input and Output Latches			19		24	ns
tar	Asynchronous Reset to Registered or Latched Output		20		25	ns
tarw	Asynchronous Reset Width (Note 1)	15	MATO IL	20		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	10	183 x0 C	15		ns
tap	Asynchronous Preset to Registered or Latched Output		20		25	ns
tapw	Asynchronous Preset Width (Note 1)	15	morr s.m	20		ns
TAPR	Asynchronous Preset Recovery Time (Note 1)	10		15		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)	E sm2	15		20	ns
ten	Input, I/O, or Feedback to Output Disable (Note 3)		15		20	ns

- 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

  2. See Switching Test Circuit for test conditions.
- 3. Parameters measured with 32 outputs switching.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature –65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to V <sub>cc</sub> + 0.5 V
DC Output or
I/O Pin Voltage0.5 V to V <sub>CC</sub> + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current (T <sub>A</sub> =-40°C to +85°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### INDUSTRIAL OPERATING RANGES

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air	-40°C to +85°C
Supply Voltage (Vcc) with	
Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V <sub>OH</sub> Output HIGH Voltage		$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			٧
VoL	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	V
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
I <sub>IH</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
I <sub>IL</sub>	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μΑ
Гохн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μΑ
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-10	μΑ
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30	100	-130	mA
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		235		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.



### CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter	15 TE 15				-18	В	-24	4	
Symbol	Parameter De	escription	v2	B + yV(0)	Min	Max	Min	Max	Unit
tpD	Input, I/O, or F	eedback to Combinator	rial Output (Not	e 3)		18	1. 118	24	ns
				D-type	12		16	arbist o	ns
ts	Setup Time from Input, I/O, or Feedback to Clock  T-type		T-type	13.5	Versit	17	18 417	ns	
tH	Register Data Hold Time			0	le Triplet	0		ns	
tco	Clock to Output (Note 3)			ILLANDA MAN	12	W. C. W.	14.5	ns	
t <sub>WL</sub>	Clock			LOW	7.5	Malacas	10	and the	ns
twн	Width			HIGH	7.5	modificaci	10	16/19/19	ns
		External Feedback	1/(ts + tco)	D-type	40	-	32		MHz
	en territorios	External Foodback	1/(6 1 100)	T-type	38	83173	30.5	451146	MHz
f <sub>MAX</sub>	Maximum			D-type	53		38	tolue	MHz
	Frequency (Note 1)	Internal Feedback (fo	Internal Feedback (fcnt) T-type		44	and on	34.5	- Ku	MHz
	1 88	No Feedback	1/(twL + twH)		66.5	W. Cons	50	11	MHz
tsL	Setup Time fr	om Input, I/O, or Feedba	ack to Gate		12	and the same of	16		ns
tHL	Latch Data Hold Time				0	We MAN	0		ns
tgo	Gate to Output (Note 3)					13.5		14.5	ns
tgwL	Gate Width LOW						10		ns
tpoL	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				20	20.5		26.5	ns
tsir	Input Register Setup Time				2.5	Jal High	2.5		ns
thin	Input Register Hold Time				3.5	time of the	. 4		ns
tico	Input Register Clock to Combinatorial Output				unined	22	me to	28	ns
tics	Input Register Clock to Output Register Setup  D-type  T-type			D-type	18	HOUSE	24		ns
				19.5	BURLO V.	25.5		ns	
twick	Input Register			LOW	7.5	7777	10	n inter	ns
twich	Clock Width	5 KB 7 KB 1 W 2		HIGH	7.5		10	6.00	ns
f <sub>MAXIR</sub>	Maximum Inp	ut Register Frequency	1/(twick + twick	4)	66.5	RED III	50		MHz
tsil	Input Latch Se	etup Time			2.5		2.5		ns
tHIL	Input Latch He	old Time			3.5	HSZ PALIN	4	50.30	ns
tigo	Input Latch G	ate to Combinatorial Ou	tput		ES PATRIAS	24	h sa a sa	30	ns
tigoL	Input Latch Gate to Output Through Transparent Output Latch				Reprint to	26.5		32.5	ns
tsll		om Input, I/O, or Feedba			14.5		18		ns
tigs	Input Latch G	ate to Output Latch Setu	ap qu		19.5		25.5		ns
twigL	Input Latch G	ate Width LOW			7.5		10		ns
tpDLL	Input, I/O, or I	Feedback to Output Throput Latches	ough Transpar	ent		23		29	ns


# SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter		-18		-24		
Symbol	Parameter Description	Min	Max	Min	Max	Unit
tar	Asynchronous Reset to Registered or Latched Output	B. F. Control	24		30	ns
tarw	Asynchronous Reset Width (Note 1)	18		24		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	12		18		ns
tap	Asynchronous Preset to Registered or Latched Output		24		30	ns
tapw	Asynchronous Preset Width (Note 1)	18		24		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	12		18		ns
tea -	Input, I/O, or Feedback to Output Enable (Note 3)	PSVI II.	18		24	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		18		24	ns

- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
   See Switching Test Circuit for test conditions.
   Parameters measured with 32 outputs switching.

#### TYPICAL SWITCHING CHARACTERISTICS

Vcc = 5.0 V, TA = 25°C. These parameters are not tested.



14132H-4


#### **Derating for Number of Outputs Switching**

Note:

Applies to tPD, tco. Calculate as:

 $t_{derated} = t_{32} O/P + \Delta t_{os}$ 

Data sheet numbers (t32 O/P) are specified at 32 outputs switching



14132F-005A

**Capacitive Load Derating** 

Note:


Applies to all AC specifications and rise and fall times. Calculate as:

 $t_{derated} = t_{35 pF} + \Delta t_{DL}$ 


Data sheet numbers (t35 pF) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.


## TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS Vcc = 5.0 V, TA = 25°C



14132H-6



14132H-7




14132H-8

Input

#### TYPICAL Icc CHARACTERISTICS

Vcc = 5 V, TA = 25°C



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual loc values vary with the selected pattern. An actual loc value can be calculated using the "Typical Dynamic loc Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.

#### TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур	Units
Icco	Base static Icc	210	mA
i	Incremental input current	29	μΑ/MHz
İB	Incremental current per PAL block	26	μΑ/MHz
io	Incremental output current	102	μΑ/MHz
iv	Voltage dependence	38	%/V
İT	Temperature dependence	-0.13	%/°C

#### TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Units
Delay Minimums (Note 1)		
Combinatorial propagation delay minimum	3	ns
Clock-to-output delay minimum	2	ns
Edge Rates (Note 2)	LEWIS OF STREET	
Rise rate	1	V/ns
Fall rate	1	V/ns
Skew (Note 3)		
Clock-to-output skew, same clock polarity and same output polarity	1	ns
Clock-to-output skew, same clock polarity only	2	ns
Clock-to-output skew, same output polarity only	2	ns
Clock-to-output skew, different clock polarity and different output polarity	2	ns
Internal Delay Savings (Note 4)		
Propagation delay savings	2	ns
Clock-to-output delay savings	3	ns
Ground Bounce (Note 5)		
Ground bounce noise level on low output	0.5	V

- Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
- 2. Rise and fall rates are for unloaded outputs.
- 3. Skew values assume equal output loading.
- 4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- The ground bounce noise level should be added to the static V<sub>OL</sub> under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.



#### TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур	EV. Bd V
Symbol	Parameter Description		PLCC	Units
θјс	Thermal impedance, junction to case		5	°C/W
θја	Thermal impedance, junction to ambient		20	°C/W
θjma	Thermal impedance, junction to ambient with air flow	200 lfpm air	17	°C/W
		400 Ifpm air	14	°C/W
		600 Ifpm air	12	°C/W
		800 Ifpm air	10	°C/W

#### Plastic 0 jc Considerations

The data listed for plastic  $\theta$  jc are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta$  jc measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta$  jc tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

## **Asynchronous MACH Devices**



#### **ASYNCHRONOUS MACH DEVICES**

The MACH215 is a MACH device designed for use in asynchronous applications as well as in synchronous ones. In addition to having the two global clocks present in the MACH210, each output macrocell can also be clocked by its own individual product term. The polarity of all clock signals, including the global clocks, is programmable for each macrocell. Individual asynchronous reset, asynchronous preset, and three-state product-term controls are also provided for each macrocell.

Each I/O pin is also capable of being registered or latched as an input, with the register or latch being driven by one of the two global clock signals. The polarity of the clock signals is also programmable for each input macrocell.

The MACH215 is a 44-pin device with 32 output macrocells and 32 input macrocells. It is provided in a PLCC package.

#### **Functional Description**

The MACH215 has a structure fundamentally very similar to that of the other MACH devices.

The fundamental architecture of the MACH devices consists of several PAL blocks interconnected by a switch matrix. The switch matrix allows communication between PAL blocks, and routes inputs to the PAL blocks. Together the PAL blocks and switch matrix allow the logic designer to create large designs in a single device instead of multiple devices.

Most pins are I/O pins that can be used as inputs, outputs, or bidirectional pins. There are some dedicated input pins, but all macrocells have internal feedback, allowing the pin to be used as an input if the macrocell signal is not needed externally.

The key to being able to make effective use of these devices lies in the interconnect schemes used. Because of the use of programmable interconnections, the producterm arrays have been decoupled from the switch matrix, the macrocells, and the I/O pins. This provides much greater flexibility, and allows designs to be placed and routed efficiently and quickly.

The internal architecture is such that all signals incur the same delays, regardless of routing. This means that the performance of a design is design-independent, and is known before the design is even begun.

#### The PAL Blocks

The PAL blocks can be viewed as independent PAL devices on the chip. This provides for logic functions that need the complete interconnect that a PAL device provides. The PAL blocks communicate with each other only through the switch matrix.

Each PAL block contains a product-term array, a logic allocator, macrocells, and I/O cells. The product-term array generates the basic logic, although the number of product terms per macrocell is variable. The logic allocator distributes the product terms to the macrocells. This allows the distribution of product terms as required by the design. The macrocell configures the signal, and the I/O cell delivers the final signal to the output pin.

#### The Switch Matrix

The switch matrix takes all dedicated inputs, I/O feedback signals, and buried feedback signals and routes them as needed to the various PAL blocks. Feedback signals that only return to the same PAL block still go through the switch matrix. This provides a way for the PAL blocks to communicate with each other with consistent, predictable delays. It is the switch matrix which makes the MACH devices more than just multiple PAL devices on a single chip.

For designs that consist of smaller functional units that are connected together, the PAL blocks provide the routing software with local full connectivity for each unit, connected by the switch matrix. For designs that are larger in scope, the switch matrix allows the designer to think of the device not as a collection of blocks, but as a single programmable device; the software partitions the design into the PAL blocks through the switch matrix so that the designer does not have to be concerned with the internal organization.

### The Product-Term Array

The product-term array consists of a number of product terms that form the basis of the logic being implemented. The inputs to the AND gates come from the switch matrix, and are provided in both true and complement forms for efficient logic implementation.

Because the number of product terms allocated to each macrocell is not fixed, the full sum of products is not realized in the array. The product terms drive the logic allocator, which allocates the product terms to the appropriate macrocells.

In addition to product terms for use in generating logic, product terms are also provided for clock, asynchronous reset, asynchronous preset, and output enable controls for each output macrocell.

#### The Logic Allocator

The logic allocator (Figure 15) is a block within which different product terms are allocated to the appropriate macrocells in groups of four product terms called "product term clusters". The availability and distribution of product term clusters is automatically considered by the software as it places and routes functions within the PAL block. The size of the product term clusters has been designed to provide high utilization of product terms. Complex functions using many product terms are possible. Yet when functions use few product terms, there will be a minimal number of unused—or wasted—product terms left over.

The product term clusters do not "wrap" around the logic block. This means that the macrocells at the ends of the block have fewer product terms available. Please refer to the individual product data sheets for details.

#### The Macrocell

There are two types of macrocell in the MACH215: output macrocells and input macrocells. The output macrocell takes the logic of the device and provides it to I/O pins and/or provides feedback for additional logic generation. The input macrocell allows I/O pins to be configured as registered or latched inputs.

The output macrocell (Figure 16) can generate registered or combinatorial outputs. In addition, a transparent-low latched configuration is provided. If used, the register can be configured as a T-type or a D-type flip-flop. Register and latch functionality is defined in Table 14. Programmable polarity and the T-type flip-flop both give the software a way to minimize the number of product terms needed. These choices can be made automatically by the software when it fits the design into the device.

Table 14. Register/Latch Operation

Configuration	D/T	CLK/LE*	Q+
D-Register	X	0, 1, ↓ (↑)	Q
	0	↑ (↓)	0
	1	↑ (↓)	1
T-Register	X 0 1	0,1, ↓ (↑) ↑ (↓) ↑ (↓)	0 0 0
Latch	X	1 (0)	Q
	0	0 (1)	0
	1	0 (1)	1

<sup>\*</sup>Polarity of CLK/LE can be programmed.

The output macrocell sends its output back to the switch matrix, via internal feedback, and to the I/O cell. The feedback is always available regardless of the configuration of the I/O cell. This allows for buried combinatorial or registered functions, freeing up the I/O pins for use as inputs if not needed as outputs. The basic output macrocell configurations are shown in Figure 17.

The clock/latch-enable for each individual output macrocell can be driven by one of four signals. Two of the signals are provided by the global clock pin  $CLK_0/LE_0$ ; either polarity may be chosen. The other two signals come from a product term provided for each output macrocell. Either polarity of the logic generated by the product term can be chosen. The global clock pin is also available as an input, although care must be taken when a signal acts as both clock and input to the same device.

Each individual output macrocell also has a product term for asynchronous reset and a product term for asynchronous preset. This means that any register or latch may be reset or preset without affecting any other register or latch in the device. The functionality of the flip-flops with respect to initialization is illustrated in Table 15.

Table 15. Asynchronous Reset/Preset Operation

AR	AP	CLK/LE	Q+
0	0	X	See Table 12
0	1	X	1
1	0	X	0
1	1	X	0

The input macrocell (Figure 18) consists of a flip-flop that can be used to provide registered or latched inputs. The flip-flop can be clocked by either polarity of one of the two global clock/latch-enable pins.

No reset or preset is provided for these flip-flops. If combinatorial inputs are desired, this macrocell is not used, and the feedback from the I/O pin is used directly. Both the I/O pin feedback and the output of the input register or latch are always available to the switch matrix.

Possible input macrocell configurations are shown in Figure 19.

Figure 15. Product Term Clusters and the Logic Allocator




Figure 16. Output Macrocell

The I/O cell (Figure 20) provides a three-state output buffer. The three-state control is provided by an individual product term for each I/O cell. Depending on the logic programmed onto this product term, the I/O pin can be configured as an output, an input, or a bidirectional pin. The feedback from the I/O pin is always available to the switch matrix, regardless of the state of the output buffer or the output macrocell.

#### **Register Preload**

All registers on the MACH devices can be preloaded from the I/O pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

#### Observability

In addition to the control offered by preload, testing requires observability of the internal state of the device following a sequence of vectors. The MACH devices offer an observability feature that allows the user to send hidden buried register values to observable output pins.

For macrocells that are configured as combinatorial, the observability function suppresses the selection of the combinatorial output by forcing the macrocell output multiplexer into registered output mode. The observability function allows observation of the associated registers by overriding the output enable control and enabling the output buffer.

#### **Power-up Reset**

All flip-flops power-up to a logic LOW for predictable system initialization. The actual values of the outputs of



the MACH devices will depend on the configuration of the macrocell. The Vcc rise must be monotonic and the reset delay time is 10 µs maximum.

#### **Security Bit**

A security bit is provided on the MACH devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit, but test vectors containing preload can be used independently of the security bit. The bit can only be erased in conjunction with the array during an erase cycle.

#### **Programming and Erasing**

The MACH devices can be programmed on standard logic programmers. They may also be erased to reprogram a previously configured device with a new program. Erasure is automatically performed by the programming hardware. No special erase operation is required.

#### **Quality and Testability**

The MACH devices offer a very high level of built-in quality. The fact that the device is erasable allows direct

verification of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

#### Technology

The MACH devices are fabricated with AMD's advanced electrically-erasable floating-gate 0.8-µm CMOS technology. This provides the devices with performance and power consumption that are unmatched in the industry. The floating gate cells rely on Fowler-Nordheim tunneling to charge the gate, and have long proven their endurance and reliability. 20-year data retention is provided over operating conditions when devices are programmed on approved programmers.

The substrate of these devices is grounded, providing for a more efficient circuit. In addition, this provides substrate clamp diodes at all inputs, making them more immune to noisy input signals.

Input and I/O pins all have built-in pull-up resistors that provide a default input value when a pin is disconnected, although it is recommended that unused pins be tied HIGH or LOW.






Figure 17. Output Macrocell Configurations




Figure 18. Input Macrocell




Figure 19. Input Macrocell Configurations




Figure 20. I/O Cell

## Advanced Micro Devices

## MACH215-12/15/20

### **High-Density EE CMOS Programmable Logic**

#### **DISTINCTIVE CHARACTERISTICS**

- 44 Pins
- 32 Output Macrocells
- **32 Input Macrocells**
- Product terms for:
  - Individual flip-flop clock
  - Individual asynchronous reset, preset
  - Individual output enable
- 12 ns tpp Commercial
  14.5 ns tpp Industrial

- 67 MHz f<sub>MAX</sub> external Commercial
  42 MHz f<sub>MAX</sub> external Industrial
- 38 Inputs with pull-up resistors
- **32 Outputs**
- 64 Flip-flops
- 4 "PAL22RA8" blocks with buried macrocells
- Pin-compatible with MACH110, MACH210

#### **GENERAL DESCRIPTION**


The MACH215 is a member of AMD's high-performance EE CMOS MACH device family. This device has approximately three times the capability of the popular PAL20RA10 with no loss of speed.

The MACH215 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22RA8" structures complete with product-term arrays and programmable macrocells, individual register control product terms, and input registers. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH215 has two kinds of macrocell: output and input. The MACH215 output macrocell provides registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. Each macrocell has its own dedicated clock, asynchronous reset, and asynchronous preset control. The polarity of the clock signal is programmable. All output macrocells can be connected to an I/O cell.


The MACH215 has dedicated input macrocells which provide input registers or latches for synchronizing input signals and reducing setup time requirements.

#### **BLOCK DIAGRAM**



16751D-1





16751D-2

Note: Pin-compatible with MACH110, MACH210.

#### **PIN DESIGNATIONS**

CLK/I = Clock or Input

GND = Ground

= Input


I/O = Input/Output

Vcc = Supply Voltage



## ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:




L	Valid Combina	tions
Γ	MACH215-12	
	MACH215-15	JC
	MACH215-20	

#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinat	ions
MACH215-14	to agos
MACH215-18	JI
MACH215-24	

#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **FUNCTIONAL DESCRIPTION**

The MACH215 consists of four asynchronous PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are also two additional global clock pins that can be used as dedicated inputs. This device provides two kinds of macrocell: output macrocells and input macrocells. This adds greater logic density without affecting the number of pins.

#### The PAL Blocks

Each PAL block in the MACH215 (Figure 21) contains a 64-product-term array, a logic allocator, 8 output macrocells, 8 input macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22RA8" with 8 input macrocells. All flip-flops within the device can operate independently.

#### The Switch Matrix

The MACH215 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

#### The Product-term Array

The MACH215 product-term array consists of 32 product terms for logic use and 32 product terms for generating macrocell control signals.

#### The Logic Allocator

The logic allocator in the MACH215 takes the 32 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 16 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 21 for cluster and macrocell numbers.

**Table 16. Logic Allocation** 

Output Macrocell	Available Clusters
Mo	Co, C1
M <sub>1</sub>	C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub>
M <sub>2</sub>	C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub>
Мз	C2, C3, C4
M <sub>4</sub>	C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub>
M <sub>5</sub>	C4, C5, C6
M <sub>6</sub>	C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub>
M <sub>7</sub>	C <sub>6</sub> , C <sub>7</sub>

#### The Macrocell

The MACH215 has two types of macrocell: output and input. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flip-flop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select either polarity of one of two clock/gate sources: a dedicated product term and a global clock pin. The registers can therefore be clocked on either edge of the clock signal. The latch can hold its data when the gate input is LOW, and be transparent when the gate input is HIGH; or the opposite relationship can be used. The flip-flops can also be asynchronously initialized with the individual asynchronous reset and preset product terms.

The input macrocells can be used to register or latch the input signal. The clock or latch enable can be driven by either polarity of either of the two global clock/latch-enable pins.

#### The I/O Cell

The I/O cell in the MACH215 consists of a three-state output buffer. The three-state buffer is controlled by a separate product term. This choice makes it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus. The choice can be made independently for each pin.




Figure 21. MACH215 PAL Block



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc+ 0.5 V
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (TA = 0°C to +75°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

Commercial (C) Devices

Temperature (T<sub>A</sub>) Operating in Free Air . . . . . . . . . . 0°C to +75°C

Supply Voltage (Vcc) with

Respect to Ground . . . . . . . . . +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Voн	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 24 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 1)			0.5	V
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	V
lin.	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 3)			10	μΑ
lıı	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 3)			-100	μΑ
Іохн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 3)			10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 3)			-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 4)	-30		-160	mA
lcc	Supply Current (Typical)	Vcc = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 5)		95		mA

- 1. Total lot for one PAL block should not exceed 128 mA.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 3. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
   VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Condition	ons	Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C,	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			Acres 24.73	-1	2	-1	5	-2	0	
Symbol	Parameter	Description			Min	Max	Min	Max	Min	Max	Uni
tPD	Input, I/O, or	r Feedback to Combin	natorial Output (N	Note 3)	3	12	3	15	3	20	ns
tsa	Setup Time	from Input, I/O, or		D-type	5		6		8		ns
	Feedback to	Product Term Clock		T-type	6	7350	7	nething:	9		ns
tha	Register Da	ta Hold Time Using Pr	roduct Term Clo	ck	5		6		8		ns
tcoa	Product Ter	m Clock to Output (No	ote 3)	meth.	4	14	4	18	4	22	ns
twLA	Dradust Tor	m, Clock Width		LOW	8		9	2 400	12		ns
twha	Froduct ren	III, CIOCK WIGHT		HIGH	8		9	Pi Ilan	12		ns
Fet 17 35	Maximum	Estamal Foodback	4//4	D-type	52.6	Biggi	41.7	O dal	33.3		MH
	Frequency Using	External Feedback	1/(tsa + tcoa)	T-type	50	Situata	40	o Han	32.2		MH
fmaxa	Product			D-type	58.8		45.5	rinter	35.7		MH
IWAAA	Term Clock	Internal Feedback (f	fCNTA)	T-type	55.6	1,914	43.5	N M	34.5		MH:
	(Note 1)	No Feedback	1/(twla + twha)	ALTON TOTAL	62.5	TV	55.6		41.7		MH:
	Setup Time	from Input, I/O,		D-type	7	Turn	10	ES DE	13		ns
tss	or Feedback	to Global Clock		T-type	8	Water.	11	17 30 T	14		ns
ths	Register Da	ta Hold Time Using G	lobal Clock	neprot store	0	1,01.1	0	De emi	0		ns
tcos	Global Clock	k to Output (Note 3)		mark J. Bulle	2	8	2	10	2	12	ns
twLs	F 18 -1 -		Jay 05	LOW	6	i tudii	6	20 (0.8)	8		ns
twns	Global Clock	k Width		HIGH	6		6		8		ns
	Maximum			D-type	66.7	7700	50		40		MH:
	Frequency	External Feedback	1/(tss + tcos)	T-type	62.5	000	47.6		38.5		MH:
f <sub>MAXS</sub>	Using Global		None C	D-type	83.3	76 T 1	66.6		50	No. of Street, or other Persons	MH
	Clock	Internal Feedback (	fcnts)	T-type	76.9	No.	62.5	es lucium	47.6		MH
	(Note 1)	No Feedback	1/(twls + twhs)	11 8836	83.3	WO SE	83.3	e in the	62.5		MH:
tsla		from Input, I/O, to Product Term Gat	e	bookse,/ x	5	pari ca	6	-uerità	8		ns
thla	Latch Data I	Hold Time Using Prod	uct Term Clock		5		6		8		ns
tgoa	Product Ter	m Gate to Output (No	te 3)		100	16		19		22	ns
tgwa		m Gate Width LOW (for HIGH transparent)	or LOW transpar	rent)	8	OWY	9		12		ns
tsls	Setup Time	from Input, I/O, or Fee	edback to Globa	Gate	7		10		13		ns
thus	Latch Data I	Hold Time Using Glob	al Gate	distante e	0	eletas	0	ri eva a	0	SKI 1925	ns
tgos	Gate to Out	put (Note 3)		I have been a		10	II VARIA	11	194.54	12	ns
tgws		Width LOW (for LOW HIGH transparent)	/ transparent)	do autonom	6	Es auc	6	10 (0.4)	8	lle soli ima	ns



**SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)** 

Parameter			-12	2	-15	5	-20	)	
Symbol	Parameter Description		Min	Max	Min	Max	Min	Max	Unit
tPDL	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch	N = deV		14	anally 	17		22	ns
tsir	Input Register Setup Time		2	2000	2		2		ns
thin	Input Register Hold Time	THE REAL PROPERTY.	2		2.5	7575	3		ns
tico	Input Register Clock to Combinatorial Output			15		18		23	ns
tics	Input Register Clock to Output Register Setup	D-type	12		15		20		ns
		T-type	13		16		21		ns
twick	Input Register Clock Width	LOW	6	S May 1	6	9300	8		ns
twich		HIGH	6	(1) m	6	SENET 1	8		ns
f <sub>MAXIR</sub>	Maximum Input Register Frequency 1/(twicL +	twich)	83.3	dans.	83.3	SIVE	62.5		MHz
tsıL	Input Latch Setup Time		2	- America	2	3-45	2		ns
tHIL	Input Latch Hold Time		2		2.5		3		ns
tigo	Input Latch Gate to Combinatorial Output			17	to military	20		25	ns
tigoL	Input Latch Gate to Output Through Transparent Output Latch			19		22		27	ns
tslla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate		7	Nuces	8		10		ns
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate		7	Yould	8		10		ns
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch		9	industrial	12		15	-	ns
tigss	Input Latch Gate to Output Latch Setup Using Output Latch Gate	Global	13		16	Kojerk.	21		ns
twigL	Input Latch Gate Width LOW	-	6		6		8		ns
tpdll	Input, I/O, or Feedback to Output Through Tran Input and Output Latches	sparent	1 334	16	syreate)	19	e i spray (i meniati	24	ns
tan	Asynchronous Reset to Registered or Latched (	Output		16		20		25	ns
tarw	Asynchronous Reset Width (Note 1)		12		15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 1)		8	Harry	10		15		ns
tap	Asynchronous Preset to Registered or Latched	Output		16	BOKA P	20	MIR	25	ns
tapw	Asynchronous Preset Width (Note 1)		12		15		20		ns
tapr	Asynchronous Preset Recovery Time (Note 1)		8		10		15	1	ns
tea	Input, I/O, or Feedback to Output Enable (Note	3)	2	12	2	15	2	20	ns
ten	Input, I/O, or Feedback to Output Disable (Note	3)	2	12	2	15	2	20	ns

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

See Switching Test Circuit for test conditions. Switching waveforms illustrate true clocks only. Switching waveforms can be used to illustrate both synchronous and asynchronous clock timing. For example, tss is the ts parameter for synchronous clocks and  $t_{SA}$  is the  $t_{S}$  parameter for asynchronous clocks. 3. Parameters measured with 16 outputs switching.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to V <sub>CC</sub> + 0.5 V
DC Output or
I/O Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current (T <sub>A</sub> = -40°C to +85°C)

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **INDUSTRIAL OPERATING RANGES**

5 V to +5.5 \
5

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Uni
Voн	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4	Selfs-		V
VoL	Output LOW Voltage	I <sub>OL</sub> = 24 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 1)			0.5	V
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)		8,4 F	0.8	V
I <sub>IH</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 3)			10	μA
I <sub>IL</sub>	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 3)		reall.	-100	μA
Іохн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 3)		WHAT .	10	μA
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		Sec.	-100	μΑ
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 4)	-30		-160	m/
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 5)		95		m/

- 1. Total IoL for one PAL block should not exceed 128 mA.
- 2. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 3. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 4. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.



## CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition	ons	Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C,	6	pF
Cout	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

					1 4		- 41	. 1	- 0		
Parameter Symbol	Parameter I	Description			Min	Max	-18 Min	Max	Min	Max	Unit
t <sub>PD</sub>		Feedback to Combin	natorial Output			14.5		18		24	ns
	Setup Time	from Input, I/O, or		D-type	6		7.5		10		ns
tsa		Product Term Clock		T-type	7.5		8.5		11		ns
t <sub>HA</sub>	Register Dat	ta Hold Time Using P	roduct Term Clo	ck	6	100 E 100 E	7.5	en a	10	16.00	ns
tcoa	Product Terr	m Clock to Output (No	ote 3)	mayou to	10 (2)	17	14 000	22	1 200	26.5	ns
twLa	Dead at Tax	- OlI. M.C. dal-		LOW	10		11	CHAP F LP	15	9171 77	ns
twha	Product Terr	m, Clock Width		HIGH	10	10000	11	rein.	15	RAF	ns
	Maximum			D-type	42		33		26.5		МН
	Frequency	External Feedback	1/(tsa + tcoa)	T-type	40	eoligi	32	solu-m	25.5	Rock	MH
,	Using Product	Marie Electric	Tring Auras	D-type	47	opi	36		28.5		MH
fmaxs	Term	Internal Feedback (	fcnta)	T-type	44		34.5		27.5		MH
y land	Clock (Note 1)	No Feedback	1/(twLA + twHA)	1. 5/2	50		44.5		33		MH
	, ,	1	17 (CWLA 1 CWHA)	D-type	8.5		12		16		ns
tss	Setup Time from Input, I/O, or Feedback to Global Clock T-type		10		13.5		17		ns		
ths	Register Data Hold Time Using Global Clock		0	-	0	1000	0		ns		
tcos	Global Clock to Output (Note 3)		0	10	0	12	0	14.5	ns		
twLs	LOW		7.5	10	7.5	12/10/2	10	14.0	ns		
twis	Global Clock	k Width		HIGH	7.5		7.5		10		ns
WIIS		-	FIFTON A COL	D-type	53	92550	40		32		MH
	Maximum Frequency	External Feedback	1/(tss + tcos)	T-type	50		38	harve-	30.5		MH
	Using		Side a collection			1000	1075	Leidi)			
f <sub>MAXS</sub>	Global Clock	Internal Feedback (	fours)	D-type	66.5		53	0.3100	40		MH
	(Note 1)	THE PROPERTY OF THE PARTY OF TH		T-type	61.5	edic) ik	50	10 75	38		MH
ini		No Feedback	1/(twls + twhs)	and i-	66.5	delown	66.5		50	(49)	MH
tsla		from Input, I/O, to Product Term Gat	te		6		7.5		10		ns
thLA		Hold Time Using Prod		Laboration of	6	100	7.5	A2 185	10		ns
tgoa	Product Ten	m Gate to Output (No	te 3)	cave milited	al box	19.5	185 121	23	- 115529	26.5	ns
t <sub>GWA</sub>		m Gate Width LOW (f HIGH transparent)	or LOW transpa	rent)	10	is point	11	11500	14.5	9 (gr) (3) # (v)	ns
tsls	Setup Time	from Input, I/O, or Fe	edback to Globa	I Gate	8.5		12	. Provide	16	Soll 153	ns
thus	Latch Data I	Hold Time Using Glob	al Gate		0		0		0		ns
tgos	Gate to Out	put (Note 3)				12		13.5		14.5	ns
tgws		Width LOW (for LOW HIGH transparent)	/ transparent)		7.5		7.5		10		ns

#### **SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)** (continued)

Parameter			-14		-18	В	-2	4	
Symbol	Parameter Description		Min	Max	Min	Max	Min	Max	Uni
tPDL	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch		la con	17		20.5		26.5	ns
tsir	Input Register Setup Time		2.4		2.4		2.4		ns
thir	Input Register Hold Time		3		3.5		4		ns
tico	Input Register Clock to Combinatorial Output			18		22		28	ns
tics	Input Register Clock to Output Register Setup	D-type	14.5		18		24		ns
twick		T-type LOW	7.5		19.5 7.5		25.5		ns
twich	Input Register Clock Width	HIGH	7.5		7.5		10		ns
	M		-						
f <sub>MAXIR</sub>	Maximum Input Register Frequency 1/(twicL	+ twich)	66.5		66.5		50		МН
tsil	Input Latch Setup Time		2.5		2.5		2.5		ns
tHIL	Input Latch Hold Time		3.		3.5		4		ns
t <sub>IGO</sub>	Input Latch Gate to Combinatorial Output			20.5		24		30	ns
tigoL	Input Latch Gate to Output Through Transparent Output Latch			23		26.5		32.5	ns
tslla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate		8.5		10	gelenias GNA	12		ns
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate		8.5		10		12		ns
tslls	Setup Time from Input, I/O, or Feedback Throu Transparent Input Latch to Global Output Latch	•	11		14.5		18		ns
tigss	Input Latch Gate to Output Latch Setup Using Output Latch Gate	Global	16		19.5		25.5		ns
twigL	Input Latch Gate Width LOW		7.5		7.5	e i s	10		ns
t <sub>PDLL</sub>	Input, I/O, or Feedback to Output Through Trail Input and Output Latches	nsparent	-	19.5		23		29	ns
tar	Asynchronous Reset to Registered or Latched	Output		19.5		24		30	ns
tarw	Asynchronous Reset Width (Note 1)		14.5		18		24		ns
t <sub>ARR</sub>	Asynchronous Reset Recovery Time (Note 1)		10		12		18		ns
t <sub>AP</sub>	Asynchronous Preset to Registered or Latched	Output		19.5		24		30	ns
tapw	Asynchronous Preset Width (Note 1)		14.5		18		24		ns
t <sub>APR</sub>	Asynchronous Preset Recovery Time (Note 1)	94 98	10		12		18		ns
tea	Input, I/O, or Feedback to Output Enable (Note	3)		14.5		18		24	ns
ter	Input, I/O, or Feedback to Output Disable (Note		100	14.5		18		24	ns


- 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
- See Switching Test Circuit for test conditions. Switching waveforms illustrate true clocks only. Switching waveforms can be used to illustrate both synchronous and asynchronous clock timing. For example, tss is the ts parameter for synchronous clocks and  $t_{SA}$  is the  $t_{S}$  parameter for asynchronous clocks.

  3. Parameters measured with 16 outputs switching.



#### TYPICAL SWITCHING CHARACTERISTICS

Vcc = 5.0 V, TA = 25°C. These parameters are not tested.




16751D-4

#### **Derating for Number of Outputs Switching**

#### Note:

Applies to tPD, tco. Calculate as:  $t_{derated} = t_{16 O/P} + \Delta t_{os}$ 

Data sheet numbers (t16 O/P) are specified at 16 outputs switching



16751D-5


#### **Capacitive Load Derating**

#### Note:

Applies to all AC specifications and rise and fall times. Calculate as:  $tderated = t35 pF + \Delta tDL$ 


Data sheet numbers (t<sub>35 pF</sub>) are specified with 35 pF. For typical rise and fall rates, use 1V/ns at 35 pF.

Vcc = 5.0 V, TA = 25°C




Output, LOW

16751D-6



16751D-7




Input

16751D-8



### TYPICAL Icc CHARACTERISTICS

Vcc = 5 V, TA = 25°C



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual lcc values vary with the selected pattern. An actual lcc value can be calculated using the "Typical Dynamic lcc Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.

#### TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур	Units
Icco	Base static Icc	85	mA
i <sub>i</sub>	Incremental input current	29	μΑ/MHz
İB	Incremental current per PAL block	26	μΑ/MHz
İo	Incremental output current	102	μA/MHz
iv	Voltage dependence	38	%/V
İ <sub>T</sub>	Temperature dependence	-0.13	%/°C

#### **TYPICAL DATA DESIGN GUIDELINES**

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Units
Edge Rates (Note 1)		
Rise rate	1	V/ns
Fall rate	1	V/ns
Skew (Note 2)		
Global clock-to-output skew, same clock polarity and same output polarity	1	ns
Global clock-to-output skew, same clock polarity only	2	ns
Global clock-to-output skew, same output polarity only	2	ns
Global clock-to-output skew, different clock polarity and different output polarity	2	ns
Internal Delay Savings (Note 3)		HUEST
Propagation delay savings	2	ns
Clock-to-output delay savings	3	ns
Ground Bounce (Note 4)		
Ground bounce noise level on low output	0.5	V

- 1. Rise and fall rates are for unloaded outputs.
- 2. Skew values assume equal output loading.
- 3. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- The ground bounce noise level should be added to the static V<sub>OL</sub> under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.



#### TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter	rameter		Тур	SERVE SIN S
Symbol	Parameter Description	PLCC	Units	
θjc	Thermal impedance, junction to case		15	°C/W
θја	Thermal impedance, junction to ambient		40	°C/W
	Thermal impedance, junction to	200 lfpm air	36	°C/W
	ambient with air flow	400 lfpm air	33	°C/W
		600 Ifpm air	31	°C/W
		800 lfpm air	29	°C/W

#### Plastic 0 jc Considerations


The data listed for plastic  $\theta$  or reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta$  or measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta$  ic tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.



### **GENERAL INFORMATION**


Switching Waveforms	 		 						170
fMAX Parameters	 		 						174
Approximating Actual Application Supply Current	 		 						175
Endurance Characteristics	 		 						178
Input/Output Equivalent Schematics	 		 						178
Power-Up Reset	 		 						179
Using Preload and Observability									
Development Systems	 		 					 	181
Approved Programmers	 		 					 	183
Programmer Socket Adapters	 		 					 	184
Physical Dimensions	 		 					 	185

#### **SWITCHING WAVEFORMS**




**Combinatorial Output** 

14051H-14




**Registered Output** 


Latched Output (MACH 2 only)




Clock Width




Gate Width (MACH 2 only)




Registered Input (MACH 2 only)



- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns-4 ns typical.





Latched Input (MACH 2 only)




- 1. VT = 1.5 V.
- Input pulse amplitude 0 V to 3.0 V.
   Input rise and fall times 2 ns-4 ns typical.

#### **SWITCHING WAVEFORMS**








- 1. VT = 1.5 V.
- Input pulse amplitude 0 V to 3.0 V.
   Input rise and fall times 2 ns-4 ns typical.

#### **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS				
od sirioni sanke.	Must be Steady	Will be Steady				
	May Change from H to L	Will be Changing from H to L				
	May Change from L to H	Will be Changing from L to H				
	Don't Care; Any Change Permitted	Changing, State Unknown				
<b>&gt;&gt;</b>	Does Not Apply	Center Line is High- Impedance "Off" State				

KS000010-PAL

#### **SWITCHING TEST CIRCUIT**



			Comm	Measured			
Specification	S <sub>1</sub>	CL	R <sub>1</sub>	R <sub>2</sub>	Output Value		
tpp; tco	Closed				1.5 V		
tea	Z → H: Open Z → L: Closed	35 pF	300 Ω	390 Ω	1.5 V		
ten	H → Z: Open L → Z: Closed	5 pF		de esta a ba	H → Z: V <sub>OH</sub> − 0.5 V L → Z: V <sub>OL</sub> + 0.5 V		

#### *fMAX PARAMETERS*

The parameter f<sub>MAX</sub> is the maximum clock rate at which the device is guaranteed to operate. Because the flexibility inherent in programmable logic devices offers a choice of clocked flip-flop designs, f<sub>MAX</sub> is specified for three types of synchronous designs.


The first type of design is a state machine with feedback signals sent off-chip. This external feedback could go back to the device inputs, or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals (ts + tco). The reciprocal, fMAX, is the maximum frequency with external feedback or in conjunction with an equivalent speed device. This fMAX is designated "fMAX external".

The second type of design is a single-chip state machine with internal feedback only. In this case, flip-flop inputs are defined by the device inputs and flip-flop outputs. Under these conditions, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic to the flip-flop inputs. This fmax is designated "fmax internal". A simple internal counter is a good example of this type of design; therefore, this parameter is sometimes called "fcnt".

The third type of design is a simple data path application. In this case, input data is presented to the flip-flop and clocked through; no feedback is employed. Under these conditions, the period is limited by the sum of the data setup time and the data hold time (ts + th). However, a lower limit for the period of each fmax type is the minimum clock period (twH + twL). Usually, this minimum clock period determines the period for the third fmax, designated "fmax no feedback".

For devices with input registers, one additional f<sub>MAX</sub> parameter is specified: f<sub>MAXIR</sub>. Because this involves no feedback, it is calculated the same way as f<sub>MAX</sub> no feedback. The minimum period will be limited either by the sum of the setup and hold times (t<sub>SIR</sub> + t<sub>HIR</sub>) or the sum of the clock widths (t<sub>WICL</sub> + t<sub>WICH</sub>). The clock widths are normally the limiting parameters, so that f<sub>MAXIR</sub> is specified as 1/(t<sub>WICL</sub> + t<sub>WICH</sub>). Note that if both input and output registers are used in the same path, the overall frequency will be limited by tics.

All frequencies except  $f_{MAX}$  internal are calculated from other measured AC parameters.  $f_{MAX}$  internal is measured directly.



#### APPROXIMATING ACTUAL APPLICATION SUPPLY CURRENT

#### Introduction

The approach shown below will allow you to estimate the current consumption for your application. It does reguire some work, but the variation in current between applications can be significant.

#### **Parameters and Formulas**

Dynamic operation is important, especially on large devices like MACH that have many signals. However, using simple Icc vs Frequency curves is difficult, since there is great variation in behavior between a few outputs switching and all outputs switching. In addition, real-life devices have outputs that switch at different frequencies, making it difficult to assess an actual frequency for the device as a whole. Breaking the current down into its components gives a much more accurate result than trying to define a "typical" pattern.

The following formula gives you a way to approximate the actual supply current that your application will require. It is not necessary to go through all of the calculations if you do not desire to. Each component is independent, and only those components you are concerned with need be calculated.

Note that the concept of frequency used below is a little different from that normally discussed with PLDs: it generally does not refer to the clock frequency. The frequency of each individual signal must be considered, since in most designs, the different signals operate at widely differing frequencies. In many cases, a signal is not even periodic. In that case, an approximation as to the "average" frequency should be made.

There are six new parameters that are used in this formula. Values for the parameters for each product are given at the end of each individual data sheet. Note that they are typical numbers, and are not tested. The new parameters are:

- The base static Icc at 25°C and 5.0 V Vcc. Icco in mA.
- The incremental current for a single input switching, but not driving logic, in µA/MHz.
- The incremental current for each PAL block that İB an input or feedback signal drives, in µA/MHz.
- The incremental current for a single output switching an unloaded output, but not driving feedback logic, in uA/MHz.
- The current change due to changes in Vcc, in iv %N.
- The change in current due to changes in temperature, in %/°C.

The following components of the total current are considered:

- The basic DC current, Icco
- The AC components for the inputs
- The AC components for the outputs
- Vcc derating
- Temperature derating
- The output load

#### Calculating the AC Components

The AC components are a result of inputs and outputs switching.

#### Contribution of Inputs

The incremental current due to a switching input or buried feedback signal x can be calculated as:

$$i_{IX} = (i_I + N_{BX} i_B) f_{IX}$$

where

ilx is the total incremental current for input x

N<sub>BX</sub> is the number of PAL blocks that input x

 $f_{lx}$  is the average frequency of input x (not the clock frequency)

The number of blocks driven by an input, also known as the block fanout, can be determined from the MACH Report generated by the MACH Fitter after the design has been successfully fit. The fanout for each individual input is in the "Blocks" column on the far right of the "Signals-Tabular Information" table. Each block that the input drives is listed here. Note that with some devices you may see blocks in this list that you would not expect from the logic equations and signal placement. This is a normal part of the fitting process, and does not affect the logic in any way, but should be accounted for in the current calculation.

The current is calculated for each switching input and buried feedback signal; the results for each input should be summed to give the total incremental current due to switching inputs:

inputs & buried 
$$i_{IT} = \sum_{X} i_{Ix}$$

$$IT = \sum_{\mathbf{x}} i_{I\mathbf{x}}$$

A short-cut calculation is also possible if you can determine an "average" frequency that you can apply to all inputs, and if you can tolerate less accuracy than that given by the calculation above. Given such a single average frequency  $f_A$ , you can estimate the input contribution to current with the calculation

where

N<sub>I</sub> is the number of inputs used

NTBF is the total block fanout

The total block fanout is listed in the MACH Report that the AMD Fitter generates, just before the "Signals—Tabular Information" table. It is simply the sum of all the fanouts of the individual inputs.

An example of the part of the report that gives fanout information is shown below.

In this example,  $N_{TFB}$  is 40 for the short-cut calculation. If input contributions are to be considered individually, then N<sub>B</sub> for inputs COUNT and LOAD is 2, since both inputs drive blocks A and B. So out of the total fanout of 40, COUNT and LOAD account for 4.

#### Contribution of Outputs

The incremental current for an output v is calculated as

where

iov is the incremental current for output v

foy is the average frequency at which output y is switching (not the clock frequency)

This is calculated for each switching output; the results for each output should be summed to give the total incremental current due to switching outputs:

$$io_T = \sum_{V}^{outputs} io_V$$

The total AC current under nominal conditions (5.0 V Vcc, 25°C, 35-pF load) is then

#### **Derating for Vcc**

The current will change with applied Vcc. To estimate the current at a given applied Vcc ( $V_a$ ), calculate the following:

$$I_{CCV} = I_{CCN} [1 + i_{V} (V_{a} - 5.0 V)]$$

where

Iccv is the total dynamic current derated only for

#### **Derating for Temperature**

To estimate the current at an applied temperature  $T_a$ , calculate the following:

$$I_{CCT} = I_{CCN} [1 + i_T (T_a - 25^{\circ}C)]$$

or

$$I_{CCVT} = I_{CCV} [1 + i_T (T_a - 25^{\circ}C)]$$

where

IccT is the total current derated only for temperature

 $\mathit{Iccv\tau}$  is the total current derated for both  $\mathsf{Vcc}$  and temperature

Note that  $i_T$  will be a negative number, since current increases as temperature decreases.

#### Calculating the Load Current

A load may have both capacitive and resistive portions, both of which draw current.

#### **Capacitive Load Contribution**

The dynamic current of a purely capacitive output load on an output *w* can be calculated as:

where

 $ic_{Lw}$  is the incremental current due to the capacitive load on output w

CLw is the amount of capacitance on output w

 $V_{sw}$  is the voltage swing of output w

fow is the average frequency at which output w is switching (not the clock frequency)

#### **Resistive Load Contribution**

If there is a resistive component to the load, then there will be a current component that can be calculated as follows for an output *w* with a single resistor:

$$i_{RLw} = K_{DCw} \frac{V_o}{R_w}$$

where

 $\emph{i}_{\textit{RLw}}$  is the current due to the resistive load on output  $\emph{w}$ 

 $K_{DCw}$  is the average duty cycle for output wbeing HIGH in the case of a resistor to ground, or LOW in the case of a resistor to  $V_{CC}$ 

 $V_{O}$  is  $V_{OH}$  in the case of a resistor to ground, or  $V_{OL}$  in the case of a resistor to  $V_{CC}$ 

Rw is the value of the terminating resistor on output w

If there is a resistor network with Thévenin equivalent resistance  $R_{eq}$  and voltage  $V_{eq}$ , then the current can be calculated as:

$$i_{RLw} = \frac{K_{DCH} (V_{OH} - V_{eq}) + (1 - K_{DCH}) (V_{eq} - V_{OL})}{R_{eq}}$$

where

 $\mathit{Kpch}$  is the average duty cycle for output  $\mathit{w}$  being HIGH

The total current due to the load is then

$$i_{LT} = \sum_{W}^{outputs} i_{CLw} + i_{RLw}$$

Load currents can be derated for temperature, but the behavior of the load with temperature may not be available.

#### Summary

To get the best approximation of supply current, two fundamental components must be added: current drawn by the chip, and current drawn by the load. The former is a combination of static current and dynamic current from inputs and outputs switching. The latter is a function of the voltage swing and the kind of load. The sum of the two should give a reasonable idea of the actual supply current requirements for your application.


#### **ENDURANCE CHARACTERISTICS**

The MACH 1 and MACH 2 families are manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link


used in bipolar parts. As a result, the device can be erased and reprogrammed, a feature which allows 100% testing at the factory.

Parameter Symbol	Parameter Description	Test Conditions	Min	Unit
tor	M. Bu Ba Ba a	Max Storage Temperature	10	Years
	Min Pattern Data Retention Time	Max Operating Temperature (Military)	20	Years
N	Min Reprogramming Cycles	Normal Programming Conditions	100	Cycles

#### INPUT/OUTPUT EQUIVALENT SCHEMATICS



Input



\*Pull-up resistor circuit on MACH210A, MACH220 and MACH215 only


14051H-30

#### **POWER-UP RESET**

The MACH devices have been designed with the capability to reset during system power-up. Following powerup, all flip-flops will be reset to LOW. The output state will depend on the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways Vcc can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

- The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Descriptions	Max	Unit
ten	Power-Up Reset Time	10	μs
ts	Input or Feedback Setup Time	See	es Interno
twL	Clock Width LOW	Switching Characterist	tics



**Power-Up Reset Waveform** 



#### **USING PRELOAD AND OBSERVABILITY**

In order to be testable, a circuit must be both controllable and observable. To achieve this, the MACH devices incorporate register preload and observability.

In preload mode, each flip-flop in the MACH device can be loaded from the I/O pins, in order to perform functional testing of complex state machines. Register preload makes it possible to run a series of tests from a known starting state, or to load illegal states and test for proper recovery. This ability to control the MACH device's internal state can shorten test sequences, since it is easier to reach the state of interest.

The observability function makes it possible to see the internal state of the buried registers during test by over-riding each register's output enable and activating the output buffer. The values stored in output and buried registers can then be observed on the I/O pins. Without this feature, a thorough functional test would be impossible for any designs with buried registers.


While the implementation of the testability features is fairly straightforward, care must be taken in certain instances to insure valid testing.

One case involves asynchronous reset and preset. If the MACH registers drive asynchronous reset or preset lines and are preloaded in such a way that reset or preset are asserted, the reset or preset may remove the preloaded data. This is illustrated in Figure 22. Care should be taken when planning functional tests, so that states that will cause unexpected resets and presets are not preloaded.

Another case to be aware of arises in testing combinatorial logic. When an output is configured as combinatorial, the observability feature forces the output into registered mode. When this happens, all product terms are forced to zero, which eliminates all combinatorial data. For a straight combinatorial output, the correct value will be restored after the preload or observe function, and there will be no problem. If the function implements a combinatorial latch, however, it relies on feedback to hold the correct value, as shown in Figure 23. As this value may change during the preload or observe operation, you cannot count on the data being correct after the operation. To insure valid testing in these cases, outputs that are combinatorial latches should not be tested immediately following a preload or observe sequence, but should first be restored to a known state.

All MACH 1 devices support preload and all MACH 2 devices support both preload and observability.

Contact individual programming vendors in order to verify programmer support.






Figure 22. Preload/Reset Conflict

14051H-32




Figure 23. Combinatorial Latch

14051H-33



**DEVELOPMENT SYSTEMS** (subject to change)
For more information on the products listed below, please consult the AMD FusionPLD catalog.

MANUFACTURER	SOFTWARE DEVELOPMEN	TSYSTEM
Advanced Micro Devices, Inc. P.O. Box 3453 MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	PALASM 4 Software MicroSim Design Center/AMD Software Viewlogic ProDeveloper/AMD Software Data I/O AMD-ABEL Software	Rev. 1.5
Aldec Company, Inc. 3525 Old Conejo Rd., Suite 111 Newbury Park, CA 91320 (805) 499-6867	SUSIE™Simulator	Rev. 6.12
Cadence Design Systems 555 River Oaks Pkwy San Jose, CA 95134 (408) 943-1234	ComposerPIC™ Designer (Requires MINC-developed MACH Fitter)	Rev. 3.2
Capilano Computing 960 Quayside Dr., Suite 406 New Westminster, B.C. Canada V3M 6G2 (800) 444-9064 or (604) 552-6200	MacABEL™ Software (Requires Data I/O SmartPart MACH Fitter)	Rev. 5
CINA, Inc. P.O. Box 4872 Mountain View, CA 94040 (415) 940-1723	SmartCAT Circuit Analyzer	Rev. 2.1-
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98053 (800) 332-8246 or (206) 881-6444	ABEL™ Software (Requires Data I/O SmartPart MACH Fitter)	Rev. 5
INT GmbH Bunsenstrasse 6 D-8033 Martinsried Germany (89) 857-6667	PLDIab 90/PLD Sim 90 PLDIab 90/PLD Check 90	Rev. 2.6 Rev. 2.6
SDATA GmbH Daimlerstr. 51 D7500 Karlsruhe 21 Germany 072175 10 87 or (510) 531-8553	LOG/iC™ Software (Requires MACH Fitter)	Rev. 3.4
Logical Devices Inc. 892 S. Military Trail Deerfield Beach, FL 33442 (800) 331-7766 or (305) 428-6868	CUPL™/Total Designer-386 Software (Requires AMD MACH Fitter)	Rev. 4.3
Logic Modeling 19500 NW Gibbs Dr. P.O. Box 310 Beaverton, OR 97075 (503) 690–6900	SmartModel <sup>®</sup> Simulation Library	Contact Logic Modeling
Mentor Graphics Corp. 8005 S.W. Boeckman Rd. Wilsonville, OR 97070-7777 (800) 547-3000 or (503) 685-7000	PLDSynthesis™ II (Requires MINC-developed MACH Fitter)	Rev. 8.1
MicroSim Corporation 20 Fairbanks rvine, CA 92718 (714) 770-3022	Design Center	Rev. 6.0
MINC Incorporated 6755 Earl Drive, Suite 200 Colorado Springs, CO 80918 (719) 590-1155	PLDesigner-XL™ Software (Requires MINC-developed MACH Fitter)	Rev. 3.2



#### **DEVELOPMENT SYSTEMS** (subject to change) (continued)

MANUFACTURER	SOFTWARE DEVELOPMEN	T SYSTEM
OrCAD 9300 \$W Nimbus Ave. Beaverton, OR 97005 (503) 671-9500	Schematic Design Tools Programmable Logic Design Tools-386+ (Requires AMD MACH Fitter) Digital Simulation Tools	Contact OrCAD
Teradyne EDA 321 Harrison Ave. Boston, MA 02118 (800) 777-2432 or (617) 422-3169	MultiSim Interactive Simulator LASAR	Contact Teradyne
Viewlogic Systems, Inc. 293 Boston Post Road West Marlboro, MA 01752 (800) 456-VIEW or (508) 480-0881	ViewPLD Synthesis (Requires Data I/O SmartPart MACH Fitter) Viewdraw	Contact Viewlogic
MANUFACTURER	TEST GENERATION SY	STEM
Acugen Software, Inc. 427-3 Amherst St., Suite 391 Nashua, NH 03063 (603) 891-1995	ATGEN™ Test Generation Software	Contact Acugen

Advanced Micro Devices is not responsible for any information relating to the products of third parties. The inclusion of such information is not a representation nor an endorsement by AMD of these products.

#### APPROVED PROGRAMMERS (subject to change)

For more information on the products listed below please consult the AMD FusionPLD catalog

MANUFACTURER	PROGRAMMER CONFIGURATION		
Advin Systems, Inc. 1050 East Duane Ave., Building L Sunnyvale, CA 94086 (408) 243-7000	Pilot U40 MACH110: Rev. 10.10 MACH120: Rev. 10.53B MACH130: Rev. 10.21 MACH210: Rev. 10.21 MACHLV210: Rev. 10.75A MACH215: Rev. 10.53B MACH220: Rev. 10.53B MACH220: Rev. 10.53B MACH230: Rev. 10.22	Pilot U84 MACH110: Rev. 10.10 MACH120: Rev. 10.53B MACH130: Rev. 10.21 MACH210: Rev. 10.21 MACHLV210: Rev. 10.75A MACH215: Rev. 10.53B MACH220: Rev. 10.53B MACH230: Rev. 10.522	
BP Microsystems 1000 N. Post Oak Rd Houston, TX 77055-7237 (800) 225-2102 or (713) 688-4600	BP-MICRO 1200 MACH110: Rev. 2.05 MACH120: Rev. 2.05 MACH130: Rev. 2.05 MACH210: Rev. 2.05 MACH210: Rev. 2.05 MACHLV210: Rev. 2.25 MACH215: Rev. 2.15 MACH220: Rev. 2.15 MACH220: Rev. 2.05 MACH230: Rev. 2.05	CP-1128/PLD-1128 (Note 1) MACH110: Rev. 1.55 MACH120: Rev. 1.86 MACH130: Rev. 1.86 MACH210: Rev. 1.86 MACH210: Rev. 2.25 MACH215: Rev. 2.25 MACH220: Rev. 2.19 MACH230: Rev. 1.94	
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 247-5700 or (206) 881-6444	UniSite™ (Note 2)  MACH110: Rev. 3.2  MACH130: Rev. 3.6  MACH130: Rev. 3.4  MACH210: Rev. 3.3  MACH210: Rev. 4.3  MACH215: Rev. 4.0  MACH220: Rev. 3.8  MACH230: Rev. 3.6  MOdel 2900  MACH110: Rev. 1.2  MACH120: Rev. 2.2  MACH120: Rev. 1.9  MACH210: Rev. 1.9  MACH210: Rev. 2.1  MACH20: Rev. 1.9  MACH210: Rev. 1.9  MACH210: Rev. 1.1  MACH220: Rev. 3.1  MACH220: Rev. 3.1  MACH230: Rev. 3.1  MACH230: Rev. 1.9	Family-Pinout Codes: MACH110: 17F-0BD MACH120: 1F1-1F1 MACH130: 194-0F6 MACH210: 194-0C1 MACH210: 094-0C1 MACH215: 194-3F1 MACH220: 194-2F1 MACH230: 194-0F2 Model 3900 MACH110: Rev. 1.3 MACH120: Rev. 1.3 MACH120: Rev. 1.3 MACH120: Rev. 1.3 MACH210: Rev. 1.3 MACH210: Rev. 1.3 MACH210: Rev. 1.3 MACH20: Rev. 1.3 MACH20: Rev. 1.3 MACH20: Rev. 1.3 MACH20: Rev. 1.3 MACH20: Rev. 1.3 MACH20: Rev. 1.5 MACH220: Rev. 1.5 MACH230: Rev. 1.5	
Logical Devices Inc. 692 S. Military Trail Deerfield Beach, FL 33442 (800) 331-7766 or (305) 428-6868	ALLPRO <sup>™</sup> (Note 1) MACH110: Rev. 2.1 MACH210: Rev. 2.1	ALLPRO88 MACH110: Rev. 2.1 MACH210: Rev. 2.1 MACH130: Rev. 2.1B	
Micropross Parc d'Activite des Pres 5, rue Denis-Papin 59650 Villeneuve-d'Ascq, France (20) 47.90.40	ROM 300B/5000B		
SMS North America, Inc. 17411 NE Union Hill Rd., #100 Redmond, WA 98042 (800) 722-4122 or (206) 883-8447 or SMS Im Grund 15 D-7988 Wangen, Germany 011-4975-225018	Sprint Expert  MACH110: Rev. 1/92  MACH120: Rev. 3/92  MACH130: Rev. 1/92  MACH210: Rev. 1/92  MACH215: Rev. 3/93  MACH230: Rev. 1/92		

#### Notes:

- Requires socket adapter and appropriate programmer revision. See next page for socket adapters.
   Requires 17-pin driver boards.
   Requires Data I/O PPI-0223 and PPI-0204 test modules.




#### APPROVED PROGRAMMERS (subject to change) (continued)

MANUFACTURER	PROGRAMMER CONFIGURATION	
Stag Microsystems Inc. 1600 Wyatt Dr. Suite 3 Santa Clara, CA 95054 (408) 988-1118 or Stag House Martinfield, Welwyn Garden City Herfordshire UK AL7 1JT 707-332148	Quasar 1040	Family-Pinout Codes: MACH110: 25253 MACH210: 25256
System General 1603A S. Main St. Milpitas, CA 95035	DESTRUMENT STREET, SEC. SEC. SEC.	Turpro-1
(408) 263-6667 or 3F, No. 1, Alley 8, Lane 45 Bao Shing Rd., Shin Diau Taipei, Taiwan 2-917-3005	MACH MACH	110: Rev. 1.50 210: Rev. 1.50 215: Rev. 1.68 230: Rev. 1.68B


#### PROGRAMMER SOCKET ADAPTERS (subject to change)

MANUFACTURER	PART NUMBER	
Emulation Technology 2344 Walsh Ave., Bldg. F Santa Clara, CA 95051	MACH110/210: (44-Pin to 28-Pin) PLCC: AS-44-28-01P-3 CQFP: AS-44-28-01F2-3 MACH120/220: (68-Pin to 28-Pin) PLCC: 682802P300-YAM	
(408) 982–0660	MACH130/230: (84-Pin to 28-Pin) PLCC: AS-84-28-01P-6	
	28 PLCC to 24 DIP: 282405P300-YAM	
Logical Systems P.O. Box 6184 Syracuse, NY 13217-6184 (315) 478-0722	MACH110/210: (44-Pin to 28-Pin) PLCC: PA-MACH210 MACH120/220: (68-Pin to 28-Pin) MACH130/230: (84-Pin to 28-Pin)	
Procon Technologies, Inc.	MACH110/210: (44-Pin to 28-Pin) PLCC: 325-044-1221-028A CQFP: 327-044-1121-028A	
1333 Lawrence Expwy, Suite 207 Santa Clara, CA 95051 (408) 246-4456	MACH120/220: (68-Pin to 28-Pin) PLCC: 325-068-1221-028A	
	MACH130/230: (84-Pin to 28-Pin) PLCC: 325-084-1221-028A CQFP: 327-084-1121-028A	

**PHYSICAL DIMENSIONS\*** PL 044 44-Pin Plastic Leaded Chip Carrier (measured in inches)




PL 068 68-Pin Plastic Leaded Chip Carrier (measured in inches)



#### **PHYSICAL DIMENSIONS\***

#### PL 084

84-Pin Plastic Leaded Chip Carrier (measured in inches)



# MACH Device Design Planning Guide



#### **Application Note**

#### 1.0 INTRODUCTION

This technical brief provides planning guidelines for a MACH device design that will lead to its successful implementation. The method presented estimates whether logic will fit in a MACH device before the design has been entered.

The tutorial in this brief is an exhaustive device resource analysis. For many designs, an analysis like this is not practical, and instead, a rough estimation of pins, product term clusters (see definition in section 3.2), reset, preset, and tristate resources is used to predict fitting.

- The planning-process overview in discussion 2 introduces you to the differences between planning PAL device designs and MACH-device designs.
- A counter design is used in discussion 3 to illustrate the MACH design planning process.
- Discussion 4 is a summary.
- The appendices provide the complete PALASM® 4 software, .PDS design file and MACH Fitter report.

As a reader, you should be familiar with the MACH devices and architectures described in the *MACH Family Data Book*. You should also know how to count/estimate the number of product terms (PTs) in a design.

#### 2.0 DESIGN PLANNING PROCESS OVERVIEW

The MACH design planning process applied in it's full detail differs from a standard PAL device design process as shown in Figure 24.

PAL devices have a universal internal interconnect while MACH devices provide a reduced interconnect through the switch matrix. The block partitioning steps used when you're estimating with a high degree of detail (as in the following tutorial) are not required when estimating a single PAL device design. Note, however, that if multiple PAL devices are used in a design, similar partitioning steps between PAL devices are necessary.

Both the PAL and MACH device planning processes begin with a well-defined high-level design. You analyze and count the resources required for the design and select an appropriate device.

Block Partitioning Steps (optional, for detailed planning):

- Once a MACH device is selected, you begin design partitioning by determining which of the partitioning constraints apply to the design.
- Then you place logic into blocks in a way that maximizes common inputs of equations within the blocks without exceeding the limits of block partitioning constraints.
- Lastly, the resources used in each block are counted.

Manual partitioning is discussed in more detail in the MACH Manual Partitioning Technical Brief.


If the block partitioning steps are performed, you can calculate device and block resources precisely, from which an informed decision may be made as to whether the design will fit. If the block partitioning steps aren't performed, a less reliable decision is made using the information gathered in step 3.2.

### 3.0 PLANNING A MACH-DEVICE COUNTER DESIGN

The following example illustrates the MACH device planning process in detail. The level of detail in your planning process may vary due to individual design styles and time constraints. Since the design must be entered and the software run to guarantee that the design will fit even if the block partitioning steps have been completed, many users skip the block partitioning steps.

#### 3.1 High-Level Design

Planning begins with a high-level definition of the design. Figure 25 illustrates an 8-bit counter that can be parallel-loaded from I/O pins which also output the count value. The counter counts up or down, based on the control bits, and may be reset or preset. The counter output is decoded to generate several pulse and clock-divide outputs (decoded equations are described and shown in the BUSCNTR.PDS design file in Appendix A).



The counter in this design is implemented using T-type flip-flops rather than D-type because T-type flip-flops require fewer PTs for the hold and count states of each counter bit. Since PTs are required for a T flip-flop only

when it changes state, and the most significant bits of a counter do not change during most count states, few PTs are used.

. To allo acca.

Figure 26 identifies the implementation of each bit in the counter. A T-type flip-flop requires only four PTs: one PT each for counting up and counting down, and two PTs

for parallel loading; no PTs are required to hold the macrocell in the same state. In this case, a T-type flip-flop uses less PTs; however, it also reduces the maximum clock frequency of the counter from 76.9 MHz to 71.4 MHz<sup>1</sup>.

The count bits are fed back from the counter macrocells via internal feedback and parallel-loaded count values are input via the I/O pins. Each counter macrocell therefore feeds two array inputs simultaneously.

<sup>&</sup>lt;sup>1</sup> See the MACH Family Data Book for all timing specifications.




Figure 25. Bus Loadable Up/Down Counter with Decoded Outputs

#### 3.2 Determine Resource Requirements/ Select Device

You must count design resource requirements and match these to an appropriate MACH device. Counting the number of pins, clocks, asynchronous resets and presets, and output enables is a straightforward process. Array input utilization cannot be calculated at this point because the design hasn't been partitioned into blocks.

The group of four PTs associated with each macrocell in a MACH device is called a product-term cluster. One cluster is allocated when from one to four PTs are required by an equation. Each counter bit requires four PTs, or one PT cluster.

Two of the decoded outputs, XORXNOR and Pulse 16, each require more than four PTs. Additional clusters of four product terms each are allocated as needed when the 5th, 9th, etc. PTs are used in an equation. At this point, you must decide whether to estimate the number of PTs used by these equations or reduce the equations to the fewest number of PTs and count them². If you can estimate with a high degree of confidence, the detailed calculation of product terms can be eliminated.

One asynchronous reset PT is available per MACH110 block. In this design, the reset input uses more than one product term and requires an additional product-term cluster, which adds an extra feedback delay to it. The output enable and preset inputs use only one product term; additional product-term clusters are not required.

Resource	Used
Pins	24
PT Clusters	?
Clock	1
Reset	1
Preset	1
Output Enable	1
Array Inputs	?

#### 3.2.1 Product-Term Calculations

When planning your own design, an estimation of product-term requirements may be sufficient. As you use these estimations to analyze device utilization, you should account for the minimization of PTs which will be performed during compilation and may result in fewer PTs than you expected.

Note: This discussion explains PT estimation in detail. However, counting PT resources in your own designs, for example, in a complicated state-machine design written in high-level syntax, may not prove as straightforward. If counting PTs is difficult, or estimation can be done with a high degree of confidence, you should estimate the number of PT clusters used in your design rather than count them.

Optional steps to calculate the number of PTs required by the sample XORXNOR and Pulse 16 equations are shown below. The sample XORXNOR equation is discussed first.

XORXNOR = 
$$((Q_0*Q_1*Q_2*Q_3*Q_4*Q_5):+:Q_6)$$
  
:\*:Q<sub>7</sub>);

<sup>&</sup>lt;sup>2</sup> Because this is a non-trivial task, it is explained in detail under discussion 3.2.1.




Figure 26. Counter Macrocell

To simplify the equation you set the following, then expand XORXNOR into a sum-of-products form as shown below.

Set

$$A = (Q_0 * Q_1 * Q_2 * Q_3 * Q_4 * Q_5)$$

**XOR Expansion** 

$$XORXNOR = (A*/Q6 + /A*Q6) :*: Q7$$

**XORXNOR Expansion** 

XORXNOR = 
$$(A*/Q_6 + /A*Q_6)*Q_7$$
  
+  $(/A + Q_6)*(A + /Q_6)*/Q_7$ 

Sum-of-products form

XORXNOR = 
$$A*/Q6*Q7$$
  
+  $A*Q6*/Q7$   
+  $/A*Q6*Q7$   
+  $/A*/Q6*Q7$ 

/A requires 6 PTs. Therefore, the two latter equations expand into six product terms each.

Since

$$/A = /Q_0 + /Q_1 + /Q_2 + /Q_3 + /Q_4 + /Q_5$$

6 PTs are required for each of the following

The sample XORXNOR equation requires a total of 14 product terms, or four PT clusters. Clearly, terms using XOR and XNOR operators may require many product terms.

Note: The XORXNOR equation uses more than 12 product terms. Gate splitting and an extra feedback path are required to implement it in a MACH110 device. The maximum clock speed of the counter is reduced if timing-critical signals route through this feedback path.

The Pulse 16 equation is shown next. This equation requires five product terms, or two product-term clusters.

Pulse16 = 
$$Q_0*Q_1*Q_2*Q_3*/Q_4*Q_5*Q_6$$

#### 3.2.2 Product-Term Cluster Summary

Following are the product-term cluster requirements for this counter design.

Bus counter	9 PT clusters
Decoded outputs	8 + 3 + 1 = 12 PT clusters
Reset	1 PT cluster
Total	22 PT clusters used, 69% of the 32 available

#### 3.2.3 Select a Device

A summary of device-resource requirements for this design is shown below. Based on the 70% recommended utilization guideline, it appears this design will fit in a MACH110 device. The only unknown is the number of array inputs, which will be determined using the block partitioning steps.

Resource	Used	MACH110	Utilization
Pins	24	38	63%
PT Clusters	22	32	69%
Clock	1	2	OK
Reset	1	2	OK
Preset	1	2	OK
Output Enable	1	8	OK
Array Inputs	?	22 per block	?

### 3.3 Determine Partitioning Constraints (optional)

Once the device has been selected, you can determine block partitioning constraints. Reset, preset, and output enable signals constrain block partitioning if you use more of the resource than will fit in 1 block. In this design, however, the single reset, preset, and output enable do not constrain logic to a certain block.

The total number of product terms and array inputs used in this design won't fit into one block. Therefore, these resource requirements constrain the partitioning of logic into blocks. A summary of possible partitioning constraints, and those that impact this design, appear next. Note that MACH2XX devices have 7 possible constraints. Pins are a constraint since the user must differentiate between buried and I/O macrocell resources. Macrocells are also a constraint if input registers are used.

In this design, since array inputs and product term clusters are constraints, they will be considered when partitioning the design. The reset, preset, and output enable resources can be ignored.

### 3.4 Partition Logic into Blocks (optional)

Once partitioning constraints have been determined, the logic can be partitioned into blocks within those constraints so array inputs will be minimized.

To minimize array inputs, equations with similar inputs are placed in the same block. If all equations driven by a signal are in one block, the input signal uses only one array input. An additional array input is needed for each additional block a signal drives.

The block diagram in Figure 25 shows a distinct division of logic between the counter and the output decoder. This helps direct the partitioning process. This design can be partitioned in two ways.

- A. Place the counter in one block and the decoder in the other.
- B. Divide the counter and decoder into bit slices and place half of each into a single block.

Note that the two presets and the ORed reset are not inputs to the output decoder, so grouping the counter logic in one block uses three fewer array inputs than splitting it into two blocks. Therefore, the first partition will be used.

## 3.5 Count Resources Used, Calculate Utilization (optional)

The constraining resources used in each block (product term clusters and array inputs) are now counted.

#### 3.5.1 Count Resources

Counter-block resources are determined before decoder-block resources because the counter block uses more array inputs than the decoder block (8 extra inputs from counter pins), so the logic is more difficult to place. The following analysis applies to the counter block.

#### Product-term clusters in counter block

8	Q(70)
+1	carry ou
9	

#### Array inputs in counter block

8 * 2	IO_Q(70), Q(70)
3	reset, preset1, preset2
+ 2	control signals
21	

Possible Constraints	Used	# Provided in 1 block	Constraint in Counter? (more than will fit in 1 block)
Product-Term Clusters	24	16	Yes
Asynchronous Resets	1	2	No
Asynchronous Presets	1	2	No
Output Enables	1	at least 2	No
Array Inputs	?	22	Yes
Pins (MACH2XX only)	N/A	N/A	N/A
Macrocells (MACH2XX only)	N/A	N/A	N/A

**Note:** If the fitting process cannot place all 21 array inputs into this block, they may be reduced in one of the following ways.

- Moving Q[7] to the decoder block reduces array inputs to this block by two. Since it is the counter MSB, it's not used in any other equations within the block. When it's moved to the decoder block, IO\_Q[7] and Q[7] drive the decoder block instead of the counter block.
- "ANDing" preset1 and preset2 in the decoder block reduces array inputs to this block by one. This will cause the counter block to have only 1 preset input instead of 2.

Refer to Figure 25 and section 3.2 as you count the product-term clusters and array inputs in the decoder block.

#### Product-term clusters in decoder block

	tottiti otaototo ili aoooao	1 21001
8	output equations	
1	carry out	
1	reset	
3	extra for XORXNO	R
+ 1	extra for pulse 16	
14	Market Entitle A - 188 Mill M	

#### Array inputs in decoder block

8	Q(70)
2	control
2	reset1, reset2
+ 1	XORXNOR gate splitting
13	

Though 14 of the 16 product-term clusters in this block are used, only 13 of the 22 array inputs are used. Placing this logic should pose no problem.

#### 3.5.2 Calculate Total Utilization

At this point, you can calculate total utilization (as listed in the MACH Fitter report file) for the design. This is not a necessary planning step but is shown for clarification and to provide you with an additional planning tool. Total utilization is the average of the following itemized utilizations.

- Pin utilization: defined as the number of pins used divided by the number available.
- Product-term utilization: defined as the number of allocated product-term clusters divided by the number available.
- Array input utilization: defined as the number of array inputs used divided by the total available.

The following utilizations apply to this counter design.

24 used, or 63% of the 38 available
(8 + 14) = 22 PT Clusters or 69% of the 32 available
(21 + 13) = 34 or 77% of the 44 available
(63% + 69% + 77%) / 3 = 70%

#### 3.6 Determine if Utilization is Too High

70% utilization is within MACH device general recommendations (70% is the recommended maximum). Although this design should fit, it is possible that additional logic won't. Designs with higher utilizations are less likely to accommodate changes, particularly after their pinout has been fixed. If no changes are expected to this design, 70% is an appropriate utilization. If changes are expected, modify the design to lower utilization if possible.

#### 4.0 SUMMARY

Overall utilization is only one measure of the likelihood of achieving a successful fit during implementation. Individual resource utilization within blocks must also be taken into account. Partitioning minimizes the total number of array inputs. However, at 21 array inputs, the counter block's switch-matrix utilization in this design is high even after partitioning. This design meets overall device-utilization guidelines and should fit in a MACH110 device.

**Note:** In this brief, a detailed pre-entry analysis of the device resources used in a MACH device design was performed. When estimating whether your own design will fit, you may execute a detailed analysis using the block partitioning steps detailed in this document, or simply estimate the resources used as was done in sections 3.1 and 3.2.





### .PDS DESIGN FILE FROM PALASM 4 SOFTWARE: BUSCNTR. PDS

```
cntr reg
REVISION
                1
PATTERN
                cntr register
AUTHOR
                Arthur Khu, Jerry Vea
COMPANY
DATE
                01/07/1991
CHIP cntr_reg MACH110
; This design is a bus-loadable, up/down counter, with outputs generated from
; the decoded count value and control inputs. The following MACH constructs are
; illustrated in the design: grouping, output pairing, gate splitting,
; registered logic, combinatorial logic, xor operator, xnor operator, tristate
; input, reset input, and preset input. Also, PALASAM 4 software-specific string
; statements and vector notation are used.
; The counter counts up, down or is loaded based on the value of the mode bits.
; The outputs CNT7, CNT7REG, PULSE16, DIV16, and XORXNOR are decoded from the
; count bits Q[7..0]. CNT15UP, CNT15DN, and LDO are decoded from Q[7..0] and
; mode[1..0]. The count bits are fed back at their node to the switch matrix,
; and also output to pins as IO_Q[7..0].
; This design falls within suggested macrocell, product term and switch matrix
; specifications for successful MACH110 fitting. It has been implemented
; and fitted using PALASM 4 and at least one other 3rd party software tool.
; Note: suggested fitting options are: expand small - on, max packing -on,
; and expand all - off.
                   ; Inputs: Counter clock
                      ; Inputs: Count up, count down, load control
PIN ? mode[1..0]
                   ; Outputs: Count value
PIN ? IO_Q[7..0]
PIN ? CARRYO
                       ; Output: Carry look-ahead
                    ; Output: Pulses high on count of 7
PIN ? CNT7
PIN ? CNT7REG
                 ; Output: Pulses high when counting up to 15; Output: Pulses high when counting down to 15; Output: Pulses high
                       ; Output: Set high on count of 7
PIN ? CNT15UP
PIN ? CNT15DN
PIN ? PULSE16
                       ; Output: Pulses high on certain multiples of 16
PIN ? DIV16
                   ; Output: Divides clock rate by 16; Output: Pulses high on load of 0; Output: Uses xor, xnor operators
PIN ? LDO
PIN ? XORXNOR
PIN ? RESET1
                     ; Input: If both resets are high, resets counter
                      ; Input: If both resets are high, resets counter
PIN ? RESET2
PIN ? PRESET: ; Input: If both presets are high, presets counter
PIN ? PRESET: ; Input: If both presets are high, presets counter
NODE ? Q[7..0] PAIR IO_Q[7..0] ; Nodes: count value feedback
NODE ? RESET
                       ; Node: asynchronous reset signal
*************
; Group statements partitioned so design will fit: notice count values in one
: block.
group mach_seg_a IO_Q[7..0]
group mach_seq_b CNT7 CNT7REG CNT15UP CNT15DN LD0 PULSE16 DIV16 XORXNOR
                RESET
***********
; String statements improve readability of equations
string CNT_UP '(/mode[1] * /mode[0])'
string CNT_DN '(/mode[1] * mode[0])'
string LOAD '( mode[1] * /mode[0])'
string Q3_Q0 '(Q[0] * Q[1] * Q[2] * Q[3])'
; Counter equations
```

```
EQUATIONS
Q[ 0].T := CNT_UP +
        CNT_DN +
           LOAD*(Q[ 0] :+: IO_Q[ 0]);
O[ 1].T := CNT UP* O[0] +
           CNT_DN*/Q[0] +
            LOAD*(Q[ 1] :+: IO_Q[ 1]);
Q[2].T := CNT_UP* Q[0]* Q[1] +
            CNT_DN*/Q[0]*/Q[1] +
            LOAD*(Q[ 2] :+: IO_Q[ 2]);
Q[3].T := CNT_UP* Q[0]* Q[1]* Q[2] +
           CNT_DN*/Q[0]*/Q[1]*/Q[2] +
           LOAD*(Q[ 3] :+: IO_Q[ 3]);
Q[4].T := CNT_UP^* Q[0]^* Q[1]^* Q[2]^* Q[3] +
            CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3] +
            LOAD*(Q[ 4] :+: IO_Q[ 4]);
Q[5].T := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4] +
           CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4] +
            LOAD*(Q[ 5] :+: IO_Q[ 5]);
Q[6].T := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4]* Q[5] +
           CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4]*/Q[5] +
           LOAD*(Q[ 6] :+: IO_Q[ 6]);
Q[7].T := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4]* Q[5]* Q[6] +
            CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4]*/Q[5]*/Q[6] +
            LOAD*(Q[ 7] :+: IO_Q[ 7]);
CARRYO := CNT_UP*
             /Q[ 0]* Q[ 1]* Q[ 2]* Q[ 3]* Q[ 4]* Q[ 5]* Q[ 6]* Q[ 7] +
              CNT DN*
              Q[ 0]*/Q[ 1]*/Q[ 2]*/Q[ 3]*/Q[ 4]*/Q[ 5]*/Q[ 6]*/Q[ 7];
: DECODED OUTPUTS
CNT7 =
         Q[ 0]* Q[ 1]* Q[ 2]* /Q[ 3]* /Q[ 4]* /Q[ 5]* /Q[ 6]* /Q[ 7];
CNT7REG := Q[ 0]* Q[ 1]* Q[ 2]* /Q[ 3]* /Q[ 4]* /Q[ 5]* /Q[ 6]* /Q[ 7];
CNT15DN = Q[0]*Q[1]*Q[2]*Q[3]*/Q[4]*/Q[5]*/Q[6]*/Q[7]*
PULSE16 =
           Q3_Q0 * /Q[ 4]* Q[ 5]* Q[ 6] +
            Q3_Q0 * Q[ 4] * /Q[ 6] +
           Q3_Q0 * /Q[ 5]* /Q[ 6] +
Q3_Q0 * /Q[ 7] +
            Q3_Q0 * Q[ 4] * /Q[ 5];
DIV16 =
        Q[3];
          (((Q[0] * Q[ 1] * Q[ 2] * Q[ 3] * Q[ 4] *
XORXNOR =
           Q[ 5]):+: Q[ 6]):*: Q[ 7]);
LD0 =
            /Q[ 0]* /Q[ 1]* /Q[ 2]* /Q[ 3]* /Q[ 4]* /Q[ 5]* /Q[ 6]* /Q[ 7] *
           LOAD;
RESET = RESET1 + RESET2;
; Count output assignments
IO_Q[0].T := \{Q[0].T\};
IO_Q[ 1].T := {Q[ 1].T};
IO_Q[2].T := {Q[2].T};
IO_Q[3].T := {Q[3].T};
IO_Q[4].T := {Q[4].T};
IO_Q[5].T := {Q[5].T};
```



#### **PALASM 4 MACH FITTER REPORT BUSCNTR.RPT**



PALASM 4.1 MACH FITR - MARKET RELEASE (1-24-91) (C) - COPYRIGHT ADVANCED MICRO DEVICES INC., 1990

Reading User Design (TRE File) ...

Flags Used: Unplace=False Max Packing=True
Flags Used: Expand Small=True Expand All=False

Reading Device Database ... \*\*\*\*\*\*\*\*\*\*\*\*\*\*

MACH PLD Fitter - v 1.46 cntr\_reg \*\*\*\*\*\*\*\*\*\*\*

PAIR Analysis...

Pre-Placement & Equation Usage Checks...

\*\*\* Timing Analysis for Signals

arameter	Min	Max		Signal List	(Those having	Max	delay.)
Tpd	1	1	(	CNT15UP	CNT15DN		LD0
Tsu	1	2		IO_Q[7]	IO_Q[6]		IO_Q[5]
				IO_Q[4]	IO_Q[3]		IO_Q[2]
				IO_Q[1]	IO_Q[0]		
Tco	0	0		IO_Q[7]	IO_Q[6]		IO_Q[5]
				IO_Q[4]	IO_Q[3]		IO_Q[2]
				IO 0[1]	CNT7REG		

#### Key:

Tpd - Combinatorial propagation delay, input to output

Tsu - Combinatorial setup delay before clock

Tco - Register clock to combinatorial output

Tcr - Register thru combinatorial logic to setup

All delay values are expressed in terms of array passes

\*\*\* Device Resource Checks

		Available	Used	Remaining		
C	locks:	2	1	1		
	Pins:	38	24	14	->	63%
1/0	Macro:	32	17	15		
Total	Macro:	32	19	13		
Product	Terms:	128	61	40	->	68%

MACH-PLD Resource Checks OK!

Partitioning Design into Blocks...

\*\*\* Last Equations Placed in Blocks

Weakly -

\*\*\* Block Partitioning Results

Block-> A Block-> B	Array Inputs 21 13	Macros Remain 8 5	# I/O Macro 8 9	Buried Logic 0 2	Product Terms 32 56	Signal Fanout 24 2
*** Block Sig	mal List					
Block-> A	0]9	)]	IO_Q[0]		Q[1]	IO_Q[1]
	Q[2	]	IO_Q[2]		Q[3]	IO_Q[3]
	Q[4	]	IO_Q[4]		Q[5]	IO_Q[5]
	Q[6	]	IO_Q[6]		Q[7]	IO_Q[7]
Block-> B	_NODE	00	CARRY0		RESET	XORXNOR
	LD	00	DIV16	PU	LSE16	CNT15DN
	CNT15U	IP	CNT7REG		CNT7	

\*\*\* Signals - Tabular Information

Signal	#	P/N #	(Lo	oc)	Type	Logic	# PT	Blocks
CLK	1	35	I	5	clock pin			
MODE[1]	2	11	I	1	input			AB
MODE[0]	3	10	I	0	input			AB
IO_Q[7]	4	19	A	13	i/o pin	t-ff	4	A
IO_Q[6]	5	9	A	7	i/o pin	t-ff	4	A
IO_Q[5]	6	3	A	1	i/o pin	t-ff	4	A
IO_Q[4]	7	18	A	12	i/o pin	t-ff	4	A
IO_Q[3]	8	15	A	9	i/o pin	t-ff	4	A
IO_Q[2]	9	8	A	6	i/o pin	t-ff	4	A
IO_Q[1]	10	2	A	0	i/o pin	t-ff	4	A
IO_Q[0]	11	4	A	2	i/o pin	t-ff	3	A
CARRY0	12	29	В	5	i/o pin	d-ff	2	
CNT7	13	25	В	1	i/o pin	comb	1	
CNT7REG	14	26	В	2	i/o pin	d-ff	1	
CNT15UP	15	40	В	12	i/o pin	comb	1	
CNT15DN	16	30	В	6	i/o pin	comb	1	
PULSE16	17	24	В	0	i/o pin	comb	5	
DIV16	18	38	В	10	i/o pin	comb	1	
LD0	19	28	В	4	i/o pin	comb	1	
XORXNOR	20	36	В	8	i/o pin	comb	3	
RESET1	21	33	I	4	input			В
RESET2	22	17	A	11	input			В
PRESET1	23	13	I	2	input			A
PRESET2	24	32	I	3	input			A
Q[7]	25	15	A	13	out pair	t-ff	4	AB
Q[6]	26	9	A	7	out pair	t-ff	4	AB
Q[5]	27	3	A	1	out pair	t-ff	4	AB
Q[4]	28	14	A	12	out pair	t-ff	4	AB
Q[3]	29	11	A	9	out pair	t-ff	4	AB
Q[2]	30	8	A	6	out pair	t-ff	4	AB
Q[1]	31	2	A	0	out pair	t-ff	4	AB
Q[0]	32	4	A	2	out pair	t-ff	3	AB
RESET	33	29	В	11	buried	comb	2	A
_NODE0	34	32	В	14	buried	comb	12	В

P/N # - Pin/Node Number .?. - Signal Unplaced

(Loc) - Macrocell Location (Block & Cell)

# PT - Number of used product terms in logic Blocks- Device blocks driven by signal

comb - Combinatorial logic function d-ff - D-Type Flip-flop t-ff - T-Type Flip-flop

#### \*\*\* Signals - Equations Where Used

Signal Source		Fanout List		
CLK				
MODE[1]:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
:	IO_Q[3]	IO_Q[2]	IO_Q[1]	IO_Q[0]
	CARRY0	CNT15UP	CNT15DN	LD0
	Q[7]	Q[6]	Q[5]	Q[4]
: 1	Q[3]	Q[2]	Q[1]	Q[0]
{AAAA	A AAAA BBBB AAAA	AAAA}		
MODE[0]:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
	IO_Q[3]	IO_Q[2]	IO_Q[1]	IO_Q[0]
	CARRY0	CNT15UP	CNT15DN	LD0
	Q[7]		Q[5]	Q[4]
	Q[3]	Q[2]	Q[1]	Q[0]
{AAAA}	A AAAA BBBB AAAA	AAAA}		
IO_Q[7]: {AA}	IO_Q[7]	Q[7]		
IO_Q[6]:	10_0[6]	Q[6]		
{AA}	10_2[0]	2[0]		
IO_Q[5]:	IO_Q[5]	Q[5]		
{AA}				
IO_Q[4]:	IO_Q[4]	Q[4]		
{AA}				
IO_Q[3]: {AA}	IO_Q[3]	Q[3]		

IO_Q[2]:	IO_Q[2]	Q[2]		
{AA} IO_Q[1]:	IO_Q[1]	Q[1]		
(AA) IO_Q[0]:	IO_Q[0]	Q[0]		
(AA) RESET1:	RESET			
(B)	RESET			
{B} PRESET1:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
PRESETT.	IO_Q[3]	IO_Q[2]	IO_Q[1]	IO_Q[0]
	Q[7]	Q[6]	Q[5]	Q[4]
	0[3]	Q[2]	Q[1]	Q[0]
{AAAA	AAAA AAAA AAAA)			
PRESET2:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
	IO_Q[3]	IO_Q[2]	IO_Q[1]	IO_Q[0]
	Q[7]	Q[6]	Q[5]	Q[4]
. (2222	Q[3]	Q[2]	Q[1]	Q[0]
Q[7]:	AAAA AAAA AAAA)	CARRY0	CNT7	CNT7REG
2(7).	CNT15UP	CNT15DN	PULSE16	LD0
	XORXNOR	Q[7]	_NODE0	
{ABBB	BBBB BAB}			
Q[6]:	IO_Q[7]	IO_Q[6]	CARRY0	CNT7
	CNT7REG	CNT15UP	CNT15DN	PULSE16
	LD0	XORXNOR	Q[7]	Q[6]
	_NODE0			
	BBBB BBAA B)	70.0(6)	70.0(5)	GARRICO
Q[5]:	IO_Q[7]	IO_Q[6] CNT7REG	IO_Q[5] CNT15UP	CARRYO CNT15DN
	CNT7 PULSE16	LD0	XORXNOR	Q[7]
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Q[6]	Q[5]	_NODE0	2171
(AAAB	BBBB BBBA AAB)	2(3)		
Q[4]:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
	CARRY0	CNT7	CNT7REG	CNT15UP
	CNT15DN	PULSE16	LD0	XORXNOR
	Q[7]	Q[6]	Q[5]	Q[4]
:	_NODE0	7.1		
Q[3]:	BBBB BBBB AAAA		IO_Q[5]	IO_Q[4]
5[2]:	IO_Q[7] IO_Q[3]	IO_Q[6] CARRYO	CNT7	CNT7REG
A STATE OF	CNT15UP	CNT15DN	PULSE16	DIV16
	LD0	XORXNOR	Q[7]	Q[6]
	Q[5]	Q[4]	Q[3]	_NODE0
{AAAA	ABBB BBBB BBAA	AAAB}		
Q[2]:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
:	IO_Q[3]	IO_Q[2]	CARRY0	CNT7
	CNT7REG	CNT15UP	CNT15DN	PULSE16
	LD0	XORXNOR	Q[7]	Q[6]
	Q[5] _NODE0	Q[4]	Q[3]	Q[2]
(AAAA	AABB BBBB BBAA	AAAA Bl		
Q[1]:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
	IO_Q[3]	IO_Q[2]	IO_Q[1]	CARRYO
:	CNT7	CNT7REG	CNT15UP	CNT15DN
1	PULSE16	LD0	XORXNOR	Q[7]
:	Q[6]	Q[5]	Q[4]	Q[3]
1	Q[2]	Q[1]	_NODE0	
	AAAB BBBB BBBA		70 0151	TO 0141
Q[0]:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
	IO_Q[3] CARRYO	IO_Q[2] CNT7	IO_Q[1] CNT7REG	IO_Q[0] CNT15UP
	CNT15DN	PULSE16	LD0	XORXNOR
	Q[7]	Q[6]	Q[5]	Q[4]
:	Q[3]	Q[2]	Q[1]	0[0]
:	_NODE0			
	AAAA BBBB BBBB			
RESET:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
:	IO_Q[3]	IO_Q[2]	IO_Q[1]	IO_Q[0]
	Q[7] Q[3]	Q[6] Q[2]	Q[5] Q[1]	Q[4] Q[0]
: {AAAA	AAAA AAAA AAAA		6[1]	2[0]
(minn	rum			

```
_NODE0:
                       XORXNOR
              {B}
  *** Outputs with no feedback
           CARRYO
                          CNT7
                                      CNT7REG
                                                    CNT1 SUP
                                                                  CNT15DN
          PULSE16
                          DIV16
                                       LD0
                                                     XORXNOR
  *** Feedback Map - cntr_reg
  I/O .--+-B--+-. I/O
                                           Q[1] : 0| |21| RESET1
                                          Q[5] : 1|
                                                            1201
                                               Q[0] : 21
         | 2| IO_Q[5] : 2|
| 3| IO_Q[1] : 3|
| 4| IO_Q[6] : 4|
                              |19| PRESET1
                                                           1191
                                              | 3| |18|
                              | 118| IO 0[0]
                                         | 4| | 17| MODE[1]
| 5| | 16| MODE[0]
| Q[2] : 6| | 15|
                             |17| MODE[1]
         | 5| IO_Q[2] : 5|
                              |16| MODE[0]
               Q[2] : 6|
                              |15: IO_Q[4]
                                               Q[6]: 7| |14: _NODE0
                 Q[6]: 71
                              |14: IO_Q[7]
                              |13: Q[7]
                     181
                                              RESET2 : 81
                                                           113: Q[7]
                Q[3] : 91
                                           Q[3] : 9| |12: Q[4]
                              |12: Q[4]
               IO_Q[3] :10| |11: RESET
                                             |10| |11|
'--+-u--u+--'
                      '--+-u--u+--'
 *** Logic Map - cntr_reg
               I/O .--+-A--+-. I/O
                                              I/O .--+-B--+-. I/O
  Gbl Inp .--.
MODE[0]| 0| IO_Q[1] | 0| 4 | |21|
MODE[1]| 1| IO_Q[5] | 1| 4 | |20|
                                         PULSE16 | 0| 5 |21|
CNT7 | 1| 1 |20|
                                             CNT7REG | 2| 1 |19|
   PRESET1 | 2 | IO_Q[0] | 2 | 3 | 19 |
         | 3| * |18|

LDO | 4| 1 |17|

CARRYO | 5| 2 |16|
   PRESET2| 3|
   RESET1 | 4|
       CLKI 51
                                             CNT15DN | 6| 1 *|15|
              IO_Q[6] | 7| 4 .|14|
                                             | 7| . 12|14| _NODE0
                      | 8| . 4|13| Q[7][7] XORXNOR | 8| 3 *|13|
                                          | 9| . 1|12| CNT15UP
               IO_Q[3] | 9| 4 4|12| Q[4][4]
                                           DIV16 |10| 1 2|11| RESET
                      |10| . .|11|
                      '--+-u--u+--'
                                                /--+-11--11+--
*** Pin Map - cntr_reg
                           IO_Q[1]
                         IO_Q[5]
                         IO_Q[0] |
                                                   CNT15UP
                                        4 4 4 4 4
                         6 5 4 3 2 1 4 3 2 1 0
                                                391
                   17
             IO_Q[2] | 8
                                      G V
                                                     38|DIV16
             IO_Q[6]| 9
                                     n c
                                                    371
                                  d c
                                                     36 LXORXNOR
             MODE[0]|10
             MODE[1]|11
                                                     35 ICLK
               Gnd |12
                            MACH-110
                                                     341 Gnd
             PRESET1|13
                                                     33 I RESETT
                                 V G
              114
                                                     32 | PRESET2
                           V G
c n
              IO_Q[3]|15
                                                     311
                 116
                                c d
                                                     30 I CNT15DN
              RESET2|17
                                                     29 | CARRYO
                 1 1 1 2 2 2 2 2 2 2 2 2 2
                   1 8 9 0 1 2 3 4 5 6 7 8
                   1 1 1 1
                  IO_Q[4] | | |
                                      | | | LD0
                    IO_Q[7] |
                                      | | CNT7REG
                                       I CNT7
                                       PULSE16
  The Design Doc is stored in ===> Buscntr.Rpt
  The Jedec Data is stored in ===> Buscntr.Jed
  The Placements are stored in ===> Buscntr.Plc
```

%% FITR %% Error Count: 0, Warning Count: 0

%% FITR %% File Processed Successfully. - File: Buscntr

#### **DATA BOOK REVISION SUMMARY**

The following list represents the key differences between revision 14051G, 4/93 and 14051H, 4/94.

All MACH 1 and 2 Family Products are now available in Industrial operating ranges. Data sheets are included for each Industrial device.

MACH products are no longer available for Military specifications, and the information has been omitted.

The MACH220-12 data sheet is now final.

The MACHLV210 data sheet is now final.

Dynamic Icc characteristics for each device have been included.

#### MEANINUS MORE THE X DOMESTAY

THE FAMILY IS TO SUIT ATTOMAT REPORTED AND RECOGNIZED AND ATTOMATICS ASSESSED AND AND ASSESSED AND

AN MACH 1 And 21 Smally Redducts are now available in indicating operating the Same and Annual Annua

MACH products and a colonger evaluate for Military equations, and the colonia of the electron HOAN

THE THE PROPERTY OF STAY STORES OF ACRES FOR THE

Jard won at fault sich off VIHOAR set

Overally of the control and a read covide its the property of